AT17LV512A-10JJ datasheet, PDF

Datasheet> All Categories > storage> storage> AT17LV512A-10JJ

AT17LV512A-10JJ: DescriptionConfiguration Memory, 512KX1, Serial, CMOS, PQCC20, PLASTIC, MS-018AA, LCC-20; Categorystorage storage; File Size319KB，18 Pages; ManufacturerAtmel (Microchip); Environmental Compliance

Download Datasheet Parametric View All

AT17LV512A-10JJ Overview

Configuration Memory, 512KX1, Serial, CMOS, PQCC20, PLASTIC, MS-018AA, LCC-20

AT17LV512A-10JJ Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Atmel (Microchip)
Parts packaging code	LPCC
package instruction	QCCJ,
Contacts	20
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	ALSO OPERATES AT 5V SUPPLY
Maximum clock frequency (fCLK)	10 MHz
JESD-30 code	S-PQCC-J20
JESD-609 code	e3
length	8.9662 mm
memory density	524288 bit
Memory IC Type	CONFIGURATION MEMORY
memory width	1
Humidity sensitivity level	2
Number of functions	1
Number of terminals	20
word count	524288 words
character code	512000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	512KX1
Package body material	PLASTIC/EPOXY
encapsulated code	QCCJ
Package shape	SQUARE
Package form	CHIP CARRIER
Parallel/Serial	SERIAL
Peak Reflow Temperature (Celsius)	245
Certification status	Not Qualified
Maximum seat height	4.572 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	MATTE TIN
Terminal form	J BEND
Terminal pitch	1.27 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	40
width	8.9662 mm

Preview

Download Datasheet

View All

Features

•

EE Programmable 65,536 x 1-, 131,072 x 1-, 262,144 x 1-, 524,288 x 1-, 1,048,576 x 1- and

2,097,152 x 1-bit Serial Memories Designed to Store Configuration Programs for

Altera

FLEX

and APEX

™

FPGAs (Device Selection Guide Included)

Available as a 3.3V (±10%) and 5.0V (±5% Commercial, ±10% Industrial) Version

In-System Programmable (ISP) via 2-wire Bus

Simple Interface to SRAM FPGAs

Compatible with Atmel AT6000, AT40K and AT94K Devices, Altera FLEX, APEX

Devices, ORCA

FPGAs, Xilinx

XC3000, XC4000, XC5200, Spartan

, Virtex

™

FPGAs,

Motorola MPA1000 FPGAs

Cascadable Read-back to Support Additional Configurations or Higher-density Arrays

Very Low-power CMOS EEPROM Process

Programmable Reset Polarity

Available 8-lead PDIP, 20-lead PLCC and 32-lead TQFP Packages (Pin Compatible

Across Product Family)

Emulation of Atmel’s AT24CXXX Serial EEPROMs

Low-power Standby Mode

High-reliability

– Endurance: 100,000 Write Cycles

– Data Retention: 90 Years for Industrial Parts (at 85°C) and 190 Years for

Commercial Parts (at 70°C)

Green (Pb/Halide-free/RoHS Compliant) Package Options Available

•

FPGA

Configuration

EEPROM

Memory

AT17LV65A

AT17LV128A

AT17LV256A

AT17LV512A

AT17LV010A

AT17LV002A

3.3V and 5V

System Support

•

1. Description

The AT17A series FPGA configuration EEPROMs (Configurators) provide an easy-to-

use, cost-effective configuration memory for Field Programmable Gate Arrays. The

AT17A series device is packaged in the 8-lead PDIP

(1)

, 20-lead PLCC and 32-lead

TQFP, see

Table 1-1.

The AT17A series configurator uses a simple serial-access pro-

cedure to configure one or more FPGA devices. The user can select the polarity of the

reset function by programming four EEPROM bytes.These devices also support a

write-protection mechanism within its programming mode.

Note:

1. The 8-lead LAP, PDIP and SOIC packages for the AT17LV65A/128A/256A do not

have an A label. However, the 8-lead packages are pin compatible with the 8-lead

package of Altera’s EEPROMs, refer to the AT17LV65/128/256/512/010/002/040

datasheet available on the Atmel web site for more information.

The AT17A series configurators can be programmed with industry-standard program-

mers, Atmel’s ATDH2200E Programming Kit or Atmel’s ATDH2225 ISP Cable.

Table 1-1.

AT17A Series Packages

AT17LV65A/

AT17LV128A/

AT17LV256A

Yes

–

Package

8-lead

PDIP

20-lead

PLCC

32-lead

TQFP

AT17LV512A

Yes

–

AT17LV010A

Yes

AT17LV002A

–

Yes

2322G–CNFG–03/06

AT17LV65A/128A/256A/512A/002A

4.1

DATA

Three-state DATA output for configuration. Open-collector bi-directional pin for programming.

4.2

DCLK

Clock output or clock input. Rising edges on DCLK increment the internal address counter and

present the next bit of data to the DATA pin. The counter is incremented only if the RESET/OE

input is held High, the nCS input is held Low, and all configuration data has not been transferred

to the target device (otherwise, as the master device, the DCLK pin drives Low).

4.3

WP1

WRITE PROTECT (1). This pin is used to protect portions of memory during programming, and

it is disabled by default due to internal pull-down resistor. This input pin is not used during FPGA

loading operations. This pin is only available on AT17LV512A/010A/002A devices.

4.4

RESET/OE

Output Enable (active High) and RESET (active Low) when SER_EN is High. A Low logic level

resets the address counter. A High logic level (with nCS Low) enables DATA and permits the

address counter to count. In the mode, if this pin is Low (reset), the internal oscillator becomes

inactive and DCLK drives Low. The logic polarity of this input is programmable and must be pro-

grammed active High (RESET active Low) by the user during programming for Altera

applications.

4.5

Write protect (WP) input (when nCS is Low) during programming only (SER_EN Low). When

WP is Low, the entire memory can be written. When WP is enabled (High), the lowest block of

the memory cannot be written. This pin is only available on AT17LV65A/128A/256A devices.

4.6

nCS

Chip Select input (active Low). A Low input (with OE High) allows DCLK to increment the

address counter and enables DATA to drive out. If the AT17A series is reset with nCS Low, the

device initializes as the first (and master) device in a daisy-chain. If the AT17A series is reset

with nCS High, the device initializes as a subsequent AT17A series device in the chain.

4.7

GND

Ground pin. A 0.2 µF decoupling capacitor between V

and GND is recommended.

4.8

nCASC

Cascade Select Output (active Low). This output goes Low when the address counter has

reached its maximum value. In a daisy-chain of AT17A series devices, the nCASC pin of one

device is usually connected to the nCS input pin of the next device in the chain, which permits

DCLK from the master configurator to clock data from a subsequent AT17A series device in the

chain. This feature is not available on the AT17LV65A device.

4.9

Device selection input, A2. This is used to enable (or select) the device during programming

(i.e., when SER_EN is Low). A2 has an internal pull-down resistor.

2322G–CNFG–03/06

Recommended Resources

Inverter circuit part 5b

High-end step dimming light controller circuit (2)

Transmitter lighting circuit

Narrowband FM demodulator circuit diagram for high-energy carrier detection

transistorized flasher

Telephone automatic light circuit

Passion has a significant impact on life achievements: If you can pour your enthusiasm into your work or study, it will make everything look brand new. Many studies and facts show that enthusiasm has a significant effect on life achievements. Similarly, e...; 佳人若璇 Talking about work

In 1602 LCD display, there is often write_com(0x40+0x40+8); what does this mean?: In 1602 LCD display, there is often write_com(0x40+0x40+8); what does this mean? What do the two 0x40s mean, and why is there no 0x80?...; hu柏拉图的永恒 PCB Design

When making a CE kernel, how to realize the automatic running of a program?: I want a program to run automatically after the system starts. Which files do I need to set and how do I set it? The initial idea is as follows: After the system starts, each folder is automatically s...; img2007 Embedded System

What did everyone buy when they went home for the Spring Festival? What is your budget?: It is getting harder and harder to buy things when I go home for the Spring Festival. I am busy at work and have no time to go shopping. I haven't bought anything for my dad yet, but I bought a tonic ...; 花花 Talking

I sold a new Puyuan DS1052E oscilloscope for 700 yuan.: During the Shopping Festival this year, I couldn't help but buy a high-end Puyuan DS2072A oscilloscope, so the old DS1052E was idle. I bought it secretly with Huabei without my partner's knowledge. Se...; jackfrost Buy&Sell

Getting Started with MSP430FR5969: Getting Started with MSP430FR5969 When you are getting started with MSP430FR5969, you can focus on the peripherals you are interested in. Do multi-angle analysis, experiments, and share your experienc...; 蓝雨夜 Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components