530FC1247M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530FC1247M00DG

530FC1247M00DG: DescriptionLVDS Output Clock Oscillator, 1247MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530FC1247M00DG Overview

LVDS Output Clock Oscillator, 1247MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530FC1247M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1247 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Primary input amplifier circuit diagram

Adjustable VHF oscillation circuit composed of variable capacitors

Voice pager circuit diagram

Car wiper automatic control circuit

New depolarized nickel-cadmium battery automatic charger circuit

Internal circuit and pin arrangement of LS7232

Open1081 uses MICO core API and is familiar with Wifi protocol: [align=left]802.11[font=宋体] working method[/font][/align][align=left] 802.11[font=宋体] defines two types of devices, one is a wireless station, which is usually composed of a PC[font=宋体] machine plus a...; wuyanyanke RF/Wirelessly

TE Outdoor Lighting Connectivity Solutions Application Guide: [i=s]This post was last edited by DavidZH on 2017-10-18 17:01[/i] Did you attend the recent TE outdoor lighting interconnection solution event in the forum? Let’s take a look at the connectors in the ...; DavidZH LED Zone

STM32 uses the timer output comparison mode to periodically collect multi-channel ADC and transfer it by DMA: 1. I use the timing mode in the timer output compare mode to perform periodic timing and generate interrupts, but the time is not accurate. 2. There is a misalignment between the ADC serial port outpu...; yuanwei_guo stm32/stm8

Ask about the problem that Tornado targetServer cannot be debugged: I encountered the following problem when debugging with Tornado. Could you please help me to see if you have encountered similar problems and how to solve them? Thank you in advance!The Tornado for PP...; ustbStar Real-time operating system RTOS

Recommended: TI Engineer Blog: How to make your PI controller work properly: [font=微软雅黑][size=5][url=https://e2e.ti.com/members/1452723/blogs]>>How to make your PI controller work properly[/url][/size][/font] The lecture mentioned a lot of useful information. If you are intere...; soso Microcontroller MCU

After the fuse of msp430g2553 is burned, what software should be used to upgrade bsl?: The G series is relatively new, but a new problem has arisen. After the fuse of the MSP430G2553 is burned, what software should be used to upgrade the BSL?...; lping349 Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components