531EB828M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531EB828M000DGR

531EB828M000DGR: DescriptionLVPECL Output Clock Oscillator, 828MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531EB828M000DGR Overview

LVPECL Output Clock Oscillator, 828MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531EB828M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	828 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

AC-SSR application circuit d

Interface method of high-precision AD conversion circuit ICL7135 and 8031

Low-Drop 5V regulator circuit

Dimming light circuit made with CD4017

555 simple automatic exposure circuit

Hall sensor application circuit

Infrared issue error "An address incompatible with the requested protocol was used": I used CF's IrDAClient, and when executing the constructor, an error message was displayed: "An address incompatible with the requested protocol was used." The program was deployed on a handheld WINCE...; pauline_o Embedded System

The new beaglebone black LCD cape is back: There was a problem with the last time I did it. The interface package of Beaglebone Black was reversed. I did it again. It was so hard. I haven't tested it yet. I'll post a picture to show it off. He...; chenzhufly DSP and ARM Processors

Using a single chip microcomputer to read out segment code LCD: [i=s]This post was last edited by warlock1998 on 2022-6-15 13:56[/i]Carry out secondary development of existing products and read out the data of the segment code display screen. My method: Use a sing...; warlock1998 Test/Measurement

MCASP issues regarding TMS320C6748: I would like to ask, after using McASPTxEnable, if I want to pause the transmission after normal operation, what statement should I use? (The transmission is output to the outside) McASPAMuteEnable? O...; ZYJ DSP and ARM Processors

wince6.0 custom catalog, modify pbcxml file problem: I am learning wince6.0 and encountered a problem at the beginning. I would like to ask for your advice. After importing BSP, I found that the boxes in front of all the driver options under Third Party...; yhtsmile Embedded System

dsp28335 SCI Summary (Serial One-Step Communication): 1. Serial transmission 1) Simplex: One-way data transmission, can only send or receive (1 data line) 2) Half-duplex: Data transmission is bidirectional, but at any time, only one data line can be sent...; Aguilera DSP and ARM Processors

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components