531BA353M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531BA353M000DG

531BA353M000DG: DescriptionLVDS Output Clock Oscillator, 353MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531BA353M000DG Overview

LVDS Output Clock Oscillator, 353MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531BA353M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	353 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

keyed pulse encoder

STK433 audio IC circuit diagram

Diode-transistor NOR gate circuit

Mark identification device circuit of automatic labeling machine

Current control circuit using power amplifier as differential amplifier

Computer motherboard circuit diagram 440LX_07

AM335x main features, block diagram and evaluation module (edited): [size=+0]Support eeworld, support TI, thank you for this event! TI's TMDXEVM3358 is an evaluation module for the AM335x ARM Cortex-A8 microprocessor. It can test, evaluate and develop the AM335x proce...; wuyanyanke DSP and ARM Processors

Problems encountered when using BenQ M23 GPRS module dialing instructions: BENQ M23 dial-up Internet access problem. The executed commands are as follows: AT+CGDCONT=1,"IP","CMNET" OK AT%CGPCO=1,"PAP,,",1 OK AT$DESTINFO="211.103.040.171",1,9002 $DESTINFO:3", 1, <902 AT$NOSLE...; 云游四海 Embedded System

A Brief Analysis of Power Management in Windows 2000: Windows 2000 (including Microsoft Windows 2000 Professional, Microsoft Windows 2000 Server, and Microsoft Windows 2000 Advanced Server) is a new generation of operating system (OS) based on the NT cor...; zbz0529 Power technology

ez430-rf2500: Why can't my eZ430-RF2500 connect to the IAR development environment?...; beck17 Microcontroller MCU

This is a post that does not require a caption: http://club.cat898.com/newbbs/dispbbs.asp?boardid=1&star=1&replyid=16311350&id=1534100&skin=0&page=1This is a documentary photography work by a farmer photographer Wang Bo. This is my hometown in Gans...; onele Talking

[stm32F7 League of Legends Contest] Multifunctional test instrument---------Teach you how to transplant EMWIN+FreeRTOS step by step (Part 1): [i=s] This post was last edited by ihalin on 2015-10-22 21:16[/i] [align=left][align=left][align=left][font=微软雅黑][size=4]STM32F7's emwin + Freertos porting[/size][/font][/align][align=left][font=微软雅黑]...; ihalin stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components