EEWORLDEEWORLDEEWORLD

Part Number

Search

BUS-61553-160

Description
Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, BICMOS, CQIP78, DDIP-78
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size51KB,4 Pages
ManufacturerData Device Corporation
Download Datasheet Parametric View All

BUS-61553-160 Overview

Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, BICMOS, CQIP78, DDIP-78

BUS-61553-160 Parametric

Parameter NameAttribute value
MakerData Device Corporation
Parts packaging codeQIP
package instructionQIP,
Contacts78
Reach Compliance Codeunknown
Address bus width16
boundary scanNO
letter of agreementMIL-STD-1553
Data encoding/decoding methodsBIPH-LEVEL(MANCHESTER)
Maximum data transfer rate0.125 MBps
External data bus width16
JESD-30 codeR-CQIP-P78
low power modeNO
Number of serial I/Os2
Number of terminals78
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeQIP
Package shapeRECTANGULAR
Package formIN-LINE
Certification statusNot Qualified
Maximum seat height5.334 mm
Nominal supply voltage5 V
surface mountNO
technologyBICMOS
Temperature levelMILITARY
Terminal formPIN/PEG
Terminal pitch2.54 mm
Terminal locationQUAD
width41.91 mm
uPs/uCs/peripheral integrated circuit typeSERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553
BUS-61553
MIL-STD-1553 ADVANCED INTEGRATED
MUX (AIM ) HYBRID
ALSO
SEE
IDE
R’S GU
USE
DESCRIPTION
DDC’s
BUS-61553
Advanced
Integrated Mux (AIM) Hybrid is a
complete
MIL-STD-1553
Bus
Controller (BC), Remote Terminal
Unit (RTU), and Bus Monitor (MT)
device. Packaged in a single 78-pin
DIP package, the BUS-61553 con-
tains dual low-power transceivers,
complete BC/RT/MT protocol logic, a
MIL-STD-1553-to-host interface unit
and 8K x 16 RAM.
Using an industry standard dual
transceiver and standard status and
control signals, the BUS-61553 sim-
plifies system integration at both the
MIL-STD-1553 and host processor
interface levels.
All 1553 operations are controlled
through the CPU access to the
shared 8K x 16 RAM. To ensure
maximum design flexibility, memory
control lines are provided for attach-
ing external RAM to the BUS-61553
address and data buses and for dis-
abling internal memory; the total
combined memory space can be
expanded to 64K x 16. All 1553 trans-
fers are entirely memory-mapped;
thus the CPU interface requires
minimal hardware and/or software
support.
The BUS-61553 operates over the
full military -55°C to +125°C temper-
ature range. Available screened to
MIL-PRF-38534, the BUS-61553 is
ideal for demanding military and
industrial microprocessor-to-1553
interface applications.
FEATURES
• Fully Intergrated Terminal
Including:
–Dual Transceiver
–BC/RT/MT Protocol
–Memory Management Unit
–Processor lnterface Logic
–8K x 16 RAM
• CMOS and Bipolar Technologies
• Internal Interrupt Status and Time
Tag Registers
• High Reliability
• 883B Processing Available
BUS-25679
8
1
DATA
BUS A
2
4
3
TRANSCEIVER A
TX INH
TX
RX
RX
CONTENTION
RESOLVER
INTERRUPT
GENERATOR
CLOCK IN
CHANNEL A
ENCODER/
DECODER
MEMORY
TIMING
CPU
TIMING
MSTRCLR
SELECT
STRBD
READYD
RD/WR
MEM/REG
EXTEN
EXTLD
INT
TRANSFORMER A
768
µs
TIME OUT
PROTOCOL
CONTROLLER
A15-A00
BUS-25679
8
DATA
BUS B
4
1
2
3
TX INH
TX
RX
RX
TRANSCEIVER B
D15-D00
TRANSFORMER B
CHANNEL B
ENCODER/
DECODER
8K x 16
SHARED RAM
PARITY
CHECKER
RT ADDR
RTAD0
RTAD1
RTAD2
RTAD3
RTAD4
RTAD P
RTPARERR
RAM
FIGURE 1. BU-61553 BLOCK DIAGRAM
© 1987, 1999 Data Device Corporation
LTC2325
According to your previous post, the sync signal is input at 10MHz, output at 10MHz, and then the phase and duty cycle are multiplied by 2. It seems that there is a big error. I don't know if my confi...
xkl5599 FPGA/CPLD
9261/9263+WINCE5.0
I would like to ask if any brother has used 9261/9263+WINCE5.0. I just came to a new company and used 9263 to develop products. I plan to use the WINCE operating system. The company bought an EBD9261 ...
jincheng702 Embedded System
ZigBee network positioning reading RSSI
I recently bought a set of positioning boards and planned to check the RSSI reading. It should be the RSSI between the blind node and the anchor point, but the mobile blind node did not respond, while...
Danieljxp RF/Wirelessly
Can anyone help me figure out why this simple code is wrong?
When writing code, a small module uses a 38 decoder, but there is a problem and it cannot pass the syntax check. I looked at it for a long time but couldn't figure out what the problem is. The code is...
苍穹的眼泪 FPGA/CPLD
The program cannot be debugged in SDRAM
I use JLINK to download the program to SDRAM for debugging in IAR environment, but I cannot set breakpoints. The instructions that should jump are executed sequentially. What is the reason? [img]http:...
rong2046 Embedded System
TI's MSP430 MCU official website example problem
[backcolor=white][size=3]The example seen on the official website is for MSP430G2553, and the program is as follows: //****************************************************************************** //...
fish001 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2727  442  1150  103  1267  55  9  24  3  26 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号