EEWORLDEEWORLDEEWORLD

Part Number

Search

V54C3256164VBT

Description
256Mbit SDRAM 3.3 VOLT, TSOP II / SOC BGA / WBGA PACKAGE 16M X 16, 32M X 8, 64M X 4
File Size748KB,52 Pages
ManufacturerMosel Vitelic Corporation ( MVC )
Websitehttp://www.moselvitelic.com
Download Datasheet Compare View All

V54C3256164VBT Overview

256Mbit SDRAM 3.3 VOLT, TSOP II / SOC BGA / WBGA PACKAGE 16M X 16, 32M X 8, 64M X 4

V54C3256(16/80/40)4V(T/S/B)
256Mbit SDRAM
3.3 VOLT, TSOP II / SOC BGA / WBGA
PACKAGE 16M X 16, 32M X 8, 64M X 4
PRELIMINARY
CILETIV LESO M
6
System Frequency (f
CK
)
Clock Cycle Time (t
CK3
)
Clock Access Time (t
AC3
) CAS Latency = 3
Clock Access Time (t
AC2
) CAS Latency = 2
166 MHz
6 ns
5.4 ns
5.4 ns
7PC
143 MHz
7 ns
5.4 ns
5.4 ns
7
143 MHz
7 ns
5.4 ns
6 ns
8PC
125 MHz
8 ns
6 ns
6 ns
Features
4 banks x 4Mbit x 16 organization
4 banks x 8Mbit x 8 organization
4 banks x16Mbit x 4 organization
High speed data transfer rates up to 166 MHz
Full Synchronous Dynamic RAM, with all signals
referenced to clock rising edge
Single Pulsed RAS Interface
Data Mask for Read/Write Control
Four Banks controlled by BA0 & BA1
Programmable CAS Latency: 2, 3
Programmable Wrap Sequence: Sequential or
Interleave
Programmable Burst Length:
1, 2, 4, 8 for Sequential Type
1, 2, 4, 8 for Interleave Type
Multiple Burst Read with Single Write Operation
Automatic and Controlled Precharge Command
Random Column Address every CLK (1-N Rule)
Power Down Mode
Auto Refresh and Self Refresh
Refresh Interval: 8192 cycles/64 ms
Available in 54 Pin TSOP II, 60 Ball WBGA and
SOC BGA
LVTTL Interface
Single +3.3 V
±0.3
V Power Supply
Description
The V54C3256(16/80/40)4V(T/S/B) is a four
bank Synchronous DRAM organized as 4 banks x
4Mbit x 16, 4 banks x 8Mbit x 8, or 4 banks x 16Mbit
x 4. The V54C3256(16/80/40)4V(T/S/B) achieves
high speed data transfer rates up to 166 MHz by
employing a chip architecture that prefetches multi-
ple bits and then synchronizes the output data to a
system clock
All of the control, address, data input and output
circuits are synchronized with the positive edge of
an externally supplied clock.
Operating the four memory banks in an inter-
leaved fashion allows random access operation to
occur at higher rate than is possible with standard
DRAMs. A sequential and gapless data rate of up to
166 MHz is possible depending on burst length,
CAS latency and speed grade of the device.
Device Usage Chart
Operating
Temperature
Range
0°C to 70°C
Package Outline
T/S/B
Access Time (ns)
6
Power
8PC
7PC
7
Std.
L
Temperature
Mark
Blank
V54C3256(16/80/40)4V(T/S/B) Rev. 1.6 September 2002
1

V54C3256164VBT Related Products

V54C3256164VBT V54C3256164VALT6 V54C3256804VAT V54C3256164VAT V54C3256804VBT V54C3256804VBS V54C3256804VAB V54C3256164VBS V54C3256164VAB
Description 256Mbit SDRAM 3.3 VOLT, TSOP II / SOC BGA / WBGA PACKAGE 16M X 16, 32M X 8, 64M X 4 Synchronous DRAM, 16MX16, 5.4ns, CMOS, PDSO54 256Mbit SDRAM 3.3 VOLT, TSOP II / SOC BGA / WBGA PACKAGE 16M X 16, 32M X 8, 64M X 4 256Mbit SDRAM 3.3 VOLT, TSOP II / SOC BGA / WBGA PACKAGE 16M X 16, 32M X 8, 64M X 4 256Mbit SDRAM 3.3 VOLT, TSOP II / SOC BGA / WBGA PACKAGE 16M X 16, 32M X 8, 64M X 4 256Mbit SDRAM 3.3 VOLT, TSOP II / SOC BGA / WBGA PACKAGE 16M X 16, 32M X 8, 64M X 4 256Mbit SDRAM 3.3 VOLT, TSOP II / SOC BGA / WBGA PACKAGE 16M X 16, 32M X 8, 64M X 4 256Mbit SDRAM 3.3 VOLT, TSOP II / SOC BGA / WBGA PACKAGE 16M X 16, 32M X 8, 64M X 4 256Mbit SDRAM 3.3 VOLT, TSOP II / SOC BGA / WBGA PACKAGE 16M X 16, 32M X 8, 64M X 4
TQ210 LED driver + running water light (transfer)
TQ210 LED driver and test 1. Writing led driver 1.1 Create a directory in the system /home/share/led/[/color][/size][/font][/align][align=left][font=微软雅黑][size=15px][color=rgb(0, 0, 0)]#mkdir –p /home...
小小宇宙 ARM Technology
C2000 Shaishai + LSD_MiniStick + core board simulator schematic diagram
Lierda's LSD_MiniStick, PICCOLO mini simulation kitGiven on TI MCU DAY one yearThe core board simulator is divided into two partsXDS100 EmulatorCore board 28027. The phone's camera is not very good. C...
juring Microcontroller MCU
c51 program... Can any expert help me find the error? I programmed the timing program for three lights, but only two of them flash...
ORG 0000H ; AJMP START ; ORG 000BH ; Timer 0 interrupt vector address AJMP TIME0 ; Jump to the real timer program ORG 0030H ; START:MOV P1,#0FFH ; Turn off all lights MOV 30H,#00H ; Pre-clear the soft...
ftm5080139 Embedded System
How to call webbrowser activex control under mfc
I right-clicked in the resource view and inserted the activex control, but the space registered on the pc was inserted and it cannot be used on the ppc. How can I correctly insert the webbrowser contr...
redfox29 Embedded System
Watch the video to win a JD card | Taixiang test of Shuige cheats
The gift that Brother Shui gave to the engineers was the "Winter Olympics Series" of Taixiang Testing. I believe that the wonderful scenes of the Winter Olympics and the lovely image of Bing Dwen Dwen...
EEWORLD社区 Test/Measurement
Saber simulation results are a bit strange, let's see what's going on
I used Saber to simulate a triangle wave generating circuit. This circuit has been verified on the PCB to generate PWM waves, but the Saber simulation is a DC signal. See the figure above. Why is this...
nevermore151237 Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 639  1349  2085  2290  684  13  28  42  47  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号