– Utilizes advanced low-power design techniques to achieve low
typical power consumption
– Supports PCI Power Management Interface specification
(PCI-PM 1.1)
• Supports device power management states: D0, D3
hot
and
D3
cold
– Unused SerDes are disabled
◆
Testability and Debug Features
– Ability to read and write any internal register via the SMBus
◆
Eight General Purpose Input/Output Pins
– Each pin may be individually configured as an input or output
– Each pin may be individually configured as an interrupt input
– Some pins have selectable alternate functions
◆
Packaged in 19x19mm 324-ball BGA with 1mm ball spacing
◆
Bit
4
5
6
7
Slave
SMBus
Address
0
SSMBADDR[5]
1
1
Master
SMBus
Address
MSMBADDR[4]
1
0
1
Table 1 Master and Slave SMBus Address Assignment
Product Description
Utilizing standard PCI Express interconnect, the PES12N3A
provides the most efficient I/O connectivity solution for applications
requiring high throughput, low latency, and simple board layout with a
minimum number of board layers. It provides connectivity for up to 3
ports across 12 integrated serial lanes. Each lane provides 2.5 Gbps of
bandwidth in both directions and is fully compliant with PCI Express
Base specification revision 1.1.
SMBus Interface
The PES12N3A contains two SMBus interfaces. The slave interface
provides full access to the configuration registers in the PES12N3A,
allowing every configuration register in the device to be read or written
by an external agent. The master interface allows the default configura-
tion register values of the PES12N3A to be overridden following a reset
with values programmed in an external serial EEPROM. The master
interface is also used by an external Hot-Plug I/O expander.
Six pins make up each of the two SMBus interfaces. These pins
consist of an SMBus clock pin, an SMBus data pin, and 4 SMBus
address pins. In the slave interface, these address pins allow the
SMBus address to which the device responds to be configured. In the
master interface, these address pins allow the SMBus address of the
serial configuration EEPROM from which data is loaded to be config-
ured. The SMBus address is set up on negation of PERSTN by
sampling the corresponding address pins. When the pins are sampled,
the resulting address is assigned as shown in Table 1.
As shown in Figure 2, the master and slave SMBuses may be used
in a unified or split configuration. In the unified configuration, shown in
Figure 2(a), the master and slave SMBuses are tied together and the
PES12N3A acts both as a SMBus master as well as a SMBus slave on
this bus. This requires that the SMBus master or processor that has
access to PES12N3A registers supports SMBus arbitration. In some
systems, this SMBus master interface may be implemented using
general purpose I/O pins on a processor or micro controller, and may
not support SMBus arbitration. To support these systems, the
PES12N3A may be configured to operate in a split configuration as
shown in Figure 2(b).
In the split configuration, the master and slave SMBuses operate as
two independent buses and thus multi-master arbitration is never
required. The PES12N3A supports reading and writing of the serial
EEPROM on the master SMBus via the slave SMBus, allowing in
system programming of the serial EEPROM.
Bit
1
2
3
Slave
SMBus
Address
SSMBADDR[1]
SSMBADDR[2]
SSMBADDR[3]
Master
SMBus
Address
MSMBADDR[1]
MSMBADDR[2]
MSMBADDR[3]
Table 1 Master and Slave SMBus Address Assignment
2 of 31
April 9, 2010
IDT 89HPES12N3A Data Sheet
PES12N3A
Processor
SMBus
Master
Serial
EEPROM
...
Other
SMBus
Devices
PES12N3A
Processor
SMBus
Master
...
Other
SMBus
Devices
SSMBCLK
SSMBDAT
MSMBCLK
MSMBDAT
SSMBCLK
SSMBDAT
MSMBCLK
MSMBDAT
Serial
EEPROM
(a) Unified Configuration and Management Bus
(b) Split Configuration and Management Buses
Figure 2 SMBus Interface Configuration Examples
Hot-Plug Interface
The PES12N3A supports PCI Express Hot-Plug on each downstream port. To reduce the number of pins required on the device, the PES12N3A
utilizes an external I/O expander, such as that used on PC motherboards, connected to the SMBus master interface. Following reset and configura-
tion, whenever the state of a Hot-Plug output needs to be modified, the PES12N3A generates an SMBus transaction to the I/O expander with the new
value of all of the outputs. Whenever a Hot-Plug input changes, the I/O expander generates an interrupt which is received on the IOEXPINTN input pin
(alternate function of GPIO) of the PES12N3A. In response to an I/O expander interrupt, the PES12N3A generates an SMBus transaction to read the
state of all of the Hot-Plug inputs from the I/O expander.
General Purpose Input/Output
The PES12N3A provides eight General Purpose Input/Output (GPIO) pins that may be used by the system designer as bit I/O ports. Each GPIO
pin may be configured independently as an input or output through software control. Some GPIO pins are shared with other on-chip functions. These
alternate functions may be enabled via software, SMBus slave interface, or serial configuration EEPROM.
The PES12N3A is based on a flexible and efficient layered architecture. The PCI Express layer consists of SerDes, Physical, Data Link and Trans-
action layers in compliance with PCI Express Base specification Revision 1.1. The PES12N3A can operate either as a store and forward or cut-
through switch and is designed to switch memory and I/O transactions. It supports eight Traffic Classes (TCs) and one Virtual Channel (VC) with
sophisticated resource management to enable efficient switching and I/O connectivity for servers, storage, and embedded applications.
Processor
North
Bridge
Memory
Memory
Memory
Memory
PES12N3A
PES12N3A
PES12N3A
PCI Express
Slots
I/O
Dual
GbE
I/O
Dual
GbE
I/O
SATA
I/O
SATA
Figure 3 I/O Expansion Application
3 of 31
April 9, 2010
IDT 89HPES12N3A Data Sheet
Pin Description
The following tables list the functions of the pins provided on the PES12N3A. Some of the functions listed may be multiplexed onto the same pin.
The active polarity of a signal is defined using a suffix. Signals ending with an “N” are defined as being active, or asserted, when at a logic zero (low)
level. All other signals (including clocks, buses, and select lines) will be interpreted as being active, or asserted, when at a logic one (high) level.
Note:
In the PES12N3A, the two downstream ports are labeled port 2 and port 4.
Signal
PE0RP[3:0]
PE0RN[3:0]
PE0TP[3:0]
PE0TN[3:0]
PE2RP[3:0]
PE2RN[3:0]
PE2TP[3:0]
PE2TN[3:0]
PE4RP[3:0]
PE4RN[3:0]
PE4TP[3:0]
PE4TN[3:0]
PEREFCLKP[2:1]
PEREFCLKN[2:1]
Type
I
O
I
O
I
O
I
Name/Description
PCI Express Port 0 Serial Data Receive.
Differential PCI Express receive
pairs for port 0.
PCI Express Port 0 Serial Data Transmit.
Differential PCI Express trans-
mit pairs for port 0.
PCI Express Port 2 Serial Data Receive.
Differential PCI Express receive
pairs for port 2.
PCI Express Port 2 Serial Data Transmit.
Differential PCI Express trans-
mit pairs for port 2.
PCI Express Port 4 Serial Data Receive.
Differential PCI Express receive
pairs for port 4.
PCI Express Port 4 Serial Data Transmit.
Differential PCI Express trans-
mit pairs for port 4.
PCI Express Reference Clock.
Differential reference clock pair input. This
clock is used as the reference clock by on-chip PLLs to generate the clocks
required for the system logic and on-chip SerDes. The frequency of the dif-
ferential reference clock is determined by the REFCLKM signal.
PCI Express Reference Clock Mode Select.
This signal selects the fre-
quency of the reference clock input.
0x0 - 100 MHz
0x1 - 125 MHz
Table 2 PCI Express Interface Pins
REFCLKM
I
Signal
MSMBADDR[4:1]
MSMBCLK
Type
I
I/O
Name/Description
Master SMBus Address.
These pins determine the SMBus address of the
serial EEPROM from which configuration information is loaded.
Master SMBus Clock.
This bidirectional signal is used to synchronize
transfers on the master SMBus. It is active and generating the clock only
when the EEPROM or I/O Expanders are being accessed.
Master SMBus Data.
This bidirectional signal is used for data on the mas-
ter SMBus.
Slave SMBus Address.
These pins determine the SMBus address to
which the slave SMBus interface responds.
Slave SMBus Clock.
This bidirectional signal is used to synchronize trans-
fers on the slave SMBus.
Slave SMBus Data.
This bidirectional signal is used for data on the slave
SMBus.
Table 3 SMBus Interface Pins
MSMBDAT
SSMBADDR[5,3:1]
SSMBCLK
SSMBDAT
I/O
I
I/O
I/O
4 of 31
April 9, 2010
IDT 89HPES12N3A Data Sheet
Signal
GPIO[0]
Type
I/O
Name/Description
General Purpose I/O.
This pin can be configured as a general purpose I/O pin.
Alternate function pin name: P2RSTN
Alternate function pin type: Output
Alternate function: Reset output for downstream port 2
General Purpose I/O.
This pin can be configured as a general purpose I/O pin.
Alternate function pin name: P4RSTN
Alternate function pin type: Output
Alternate function: Reset output for downstream port 4
General Purpose I/O.
This pin can be configured as a general purpose I/O pin.
I have been playing with the ADC sampling function again these days. When testing the AD sampling accelerometer, I found a problem. I found this problem inthe post https://bbs.eeworld.com.cn/viewthrea...
Please help me look at this RF adjustable attenuator. [size=15px] Please help me look at what kind of tube is used for Q1 in this RF adjustable attenuator. How small is the model! ! ! ! It turns out t...
[font=宋体][size=11pt][color=#000000]Technical dry goods, please give it a thumbs up and share it to make it more powerful[/color][/size][/font][size=11pt][color=#000000]![/color] [PDF] [color=#000000][...
Does the PCB board also involve the issue of public molds? I am making a single-chip minimum system board. If I want to mass-produce it, it is required to adapt to the public mold. I would like to ask...
1. Sensors The future automotive sensor technology will develop in the direction of miniaturization, multifunctionality, integration and intelligence. At the end of the 20th century, the development o...
There are many relevant parameters in the MOS tube data sheet. Taking the MOS tube VBZM7N60 as an example, let’s take a look at what parameters the MOS tube data sheet generally includes.The limit par...
How do you know if a machine is operating properly? The answer: by leveraging deep learning to detect anomalies in routine vibration data from industrial machines. Anomaly detection has many uses, ...[Details]
Flip-chip and ball grid array (BGA) are two widely used packaging technologies in the electronics industry. Each has its own advantages and limitations, and in some cases, they can complement each ...[Details]
According to foreign media reports, BMW has just been granted a patent for a screen that could cover the entire roof. BMW hopes to transform at least a portion of the vehicle's headliner into a dis...[Details]
With the increasing number of new energy vehicles on the road, the deployment of supporting facilities for these vehicles has accelerated, and new energy vehicles have gradually entered the vision ...[Details]
The MCX E series is the most reliability- and safety-focused series in NXP's extensive MCX product portfolio.
With the launch of this series, NXP has further enriched its 5V-compatible MCU pr...[Details]
In the period after the switching power supply achieved the "20 kHz" revolution in the 1970s, although improvements and enhancements were made in circuit technology, the development level of the se...[Details]
On August 21, according to a report by Korean media SEDaily yesterday, according to semiconductor industry sources, the HBM4 samples provided by Samsung to Nvidia last month have passed initial tes...[Details]
As a pioneer in the new smart home concept, robot vacuums have captured a significant market share. Robot vacuums, also known as automatic sweepers, smart vacuums, or robot vacuums, are smart home ...[Details]
Qiangmao, your trusted semiconductor solutions partner, sincerely invites you to visit Electronics India 2025, South Asia's leading trade show for electronic components, systems, applications...[Details]
Lithium-ion batteries are a key component of electric vehicles. Their high energy density enables them to store a large amount of energy in a relatively compact and lightweight package, which is cr...[Details]
Compiled from semiengineering
The industry is increasingly concerned about power consumption in AI, but there are no simple solutions. This requires a deep understanding of software and ...[Details]
Blackfin® 16-/32-bit embedded processors offer high performance, low power consumption, flexible software features, and scalability, making them suitable for converged applications such as multi-fo...[Details]
The motor is a very important component for new energy vehicles. In terms of vehicle power, pure electric vehicles use electric motors instead of traditional diesel/gasoline engines. For electric v...[Details]
As my country's industrialization continues to improve, environmental pollution is also facing tremendous pressure. In recent years, national environmental protection policies have become increasin...[Details]
Which is better, copper braided wire flexible connector or copper stranded wire flexible connector? When choosing copper wire flexible connector, people always struggle with whether to use copper b...[Details]
Microcontroller MCU
京公网安备 11010802033920号
EEWORLD
