SWCC-22-A-0199-E-1-L-1 datasheet, PDF

Datasheet> All Categories > Wireless rf/communication> Optical fiber> SWCC-22-A-0199-E-1-L-1

SWCC-22-A-0199-E-1-L-1: DescriptionSplitter/Coupler, 1270nm Min, 1350nm Max, 2X2 Port, 99/1 Ratio, FC/PC Connector; CategoryWireless rf/communication Optical fiber; File Size187KB，1 Pages; ManufacturerLightel Technologies Inc.

Download Datasheet Parametric View All

SWCC-22-A-0199-E-1-L-1 Overview

Splitter/Coupler, 1270nm Min, 1350nm Max, 2X2 Port, 99/1 Ratio, FC/PC Connector

SWCC-22-A-0199-E-1-L-1 Parametric

Parameter Name	Attribute value
Maker	Lightel Technologies Inc.
Reach Compliance Code	unknown
Connection Type	FC/PC CONNECTOR
Fiber optic equipment types	SPLITTER/COUPLER
Fiber type	SMF-28
Maximum insertion loss	3.7 dB
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Maximum operating wavelength	1350 nm
Minimum operating wavelength	1270 nm
Nominal operating wavelength	1310 nm
Port configuration	2X2
minimum return loss	65 dB
Split ratio/coupling ratio	99/1

Preview

Download Datasheet

View All

FBT COUPLER

Compact Size Single Window Wideband Coupler

(Based on 50/50)

Parameter

Operating Wavelength Range

Insertion Loss (Max)

Uniformity (Typical)

Return Loss

PDL

TDL

Operating & Storage Temperature

Light Duty ( B )

Package Dimensions

Medium Duty ( L )

Heavy Duty ( K, R )

Premium

≤ 3.5 dB

≤ 0.5 dB

A Grade

≤ 3.7 dB

≤ 0.8 dB

1310 + 40 nm or 1550 + 40 nm

≥ 55 dB (1x2); ≥ 65 dB (2x2)

≤ 0.10 dB

≤ 0.2dB (- 10° C ~ + 75° C)

≤ 0.15 dB

≤ 0.35dB (- 40° C ~ + 85° C)

- 40° C ~ + 85° C

3.0mm ( x 35.0mm (L)

3.0mm () x 45.0mm (L)

100.0mm x 12.0mm x 8.0mm

Tap Coupler

Coupling

Ratio

40/60

30/70

20/80

10/90

5/95

1/99

Max Insertion Loss

Premium

A Grade

4.4/2.5 dB

4.8/2.8 dB

5.6/1.8 dB

6.1/2.0 dB

7.4/1.1 dB

8.0/1.3 dB

10.8/0.6 dB 12.0/0.8 dB

14.0/0.4 dB 14.5/0.5 dB

21.0/0.2 dB 21.5/0.3 dB

Note1: All values specified are without connectors.

Note2: Higher performance specifications are available upon request.

Note3: Fiber type Corning SMF-28e.

S W C C -

Port Number

12: 1 x 2

22: 2 x 2

Grade

P: Premium

A: A Grade

Coupling Ratio

xy % : xy %

Connector

0: None

1: FC/PC

2: FC/APC

3: SC/ PC

4: SC/APC

5: FC/SPC

6: SC/SPC

7: LC/UPC

8: LC/SPC

9: Special

A: FC/UPC

B: SC/UPC

C: ST

Wavelength Fiber Length

Pigtail Style

E: 1310 nm 1: 1 meter

(=Package style)

H: 1550 nm 2: 2 meter

B: bare fiber

S: Special

L: 900

m

loose tube

K: 2mm cable

R: 3mm cable

www.lightel.com

2210 Lind Ave SW, Suite 100

Renton, WA 98057 USA

(425) 277-8000 ph.

(425) 277-5280 Fax

Recommended Resources

The holding brake circuit in the "released" state before powering on

Add a timer circuit to the radio

XCT-101 temperature controller high frequency oscillation amplifier circuit circuit

Rectifier circuit diagram for outputting two voltages Part 2

Small high volume alarm

555 simple phase printing timing circuit

(Repost) The difference between heap and stack: 1. Preliminary knowledge - memory allocation of the programThe memory occupied by a program compiled by C/C++ is divided into the following parts1. Stack area (stack) - automatically allocated and rel...; zhouning201 Embedded System

I'm just getting started and want to know the difference between the kl26 and mk60 chips: :time:...; 隋心安心 MCU

[FreeRTOS check-in second stop is open] Stack - the key to task switching, closing time is August 17: Activity Overview: Click here to view (including activity encouragement and activity learning content)Check-in start and end time for this site: August 15th - August 17th (3 days) Check-in tasks: 1. R...; nmg MCU

How to implement ZigBee sleep and wakeup: CC2530 has 3 sleep modes. PM2 mode is more power-saving and can be awakened by time. PM3 mode is the most power-saving but can only be awakened by external interrupts.1. After the sensor in sensordemo...; wateras1 RF/Wirelessly

Questions about AD7705: I use MSP430 to control AD7705, but DRDY is always high. Why?...; tanzhiying Microcontroller MCU

[Note]. A Verilog method for writing bidirectional ports. [Verilog]: Basic ideaFigure 1 Basic block diagram of a bidirectional portAs shown in Figure 1, when io_en is 0, the tri-state gate is opened, and data is input from i_dat to io_dat; when io_en is 1, the tri-stat...; yuphone FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components