EEWORLDEEWORLDEEWORLD

Part Number

Search

LTC2152-14_15

Description
14-Bit 250Msps/ 210Msps/170Msps ADCs
File Size1MB,32 Pages
ManufacturerLinear ( ADI )
Websitehttp://www.analog.com/cn/index.html
Download Datasheet Compare View All

LTC2152-14_15 Overview

14-Bit 250Msps/ 210Msps/170Msps ADCs

LTC2152-14/
LTC2151-14/LTC2150-14
14-Bit 250Msps/
210Msps/170Msps ADCs
FEATURES
n
n
n
n
n
n
n
n
n
n
n
n
DESCRIPTION
The
LTC
®
2152-14/LTC2151-14/LTC2150-14
are 250Msps/
210Msps/170Msps 14-bit A/D converters designed for
digitizing high frequency, wide dynamic range signals.
They are perfect for demanding communications applica-
tions with AC performance that includes 70dB SNR and
90dB spurious free dynamic range (SFDR). The 1.25GHz
input bandwidth allows the ADC to undersample high
frequencies with good performance. The latency is only
six clock cycles.
DC specs include ±0.85LSB INL (typ), ±0.25LSB DNL (typ)
and no missing codes over temperature. The transition
noise is 1.82LSB
RMS
.
The digital outputs are double-data rate (DDR) LVDS.
The ENC
+
and ENC
inputs can be driven differentially with
a sine wave, PECL, LVDS, TTL, or CMOS inputs. An optional
clock duty cycle stabilizer allows high performance at full
speed for a wide range of clock duty cycles.
L,
LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear
Technology Corporation. All other trademarks are the property of their respective owners.
70dB SNR
90dB SFDR
Low Power: 356mW/338mW/313mW Total
Single 1.8V Supply
DDR LVDS Outputs
Easy-to-Drive 1.5V
P-P
Input Range
1.25GHz Full Power Bandwidth S/H
Optional Clock Duty Cycle Stabilizer
Low Power Sleep and Nap Modes
Serial SPI Port for Configuration
Pin Compatible 12-Bit Versions
40-Pin (6mm × 6mm) QFN Package
Communications
Cellular Basestations
Software Defined Radios
Medical Imaging
High Definition Video
Testing and Measurement Instruments
APPLICATIONS
n
n
n
n
n
n
TYPICAL APPLICATION
V
DD
OV
DD
D12_13
D0_1
LTC2152-14: 32K Point FFT,
f
IN
= 15MHz, –1dBFS, 250Msps
0
–20
AMPLITUDE (dBFS)
DDR
LVDS
–40
–60
–80
ANALOG
INPUT
S/H
14-BIT
PIPELINED
ADC
CORRECTION
LOGIC
OUTPUT
DRIVERS
CLOCK
CLOCK/DUTY
CYCLE
CONTROL
21521014 TA01a
OGND
–100
–120
0
20
40
60
80
100
FREQUENCY (MHz)
120
21521014 TA01b
21521014fa
For more information
www.linear.com/LTC2152-14
1

LTC2152-14_15 Related Products

LTC2152-14_15 LTC2150-14_15 LTC2151-14_15
Description 14-Bit 250Msps/ 210Msps/170Msps ADCs 14-Bit 250Msps/ 210Msps/170Msps ADCs 14-Bit 250Msps/ 210Msps/170Msps ADCs

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1669  2104  1338  1784  2126  34  43  27  36  1 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号