SFS0863C-LF datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > SFS0863C-LF

Preview

SFS0863C-LF: DescriptionFixed Frequency Synthesizer Surface Mount Module; File Size65KB，2 Pages; ManufacturerZ-Communications, Inc.; Websitehttps://www.zcomm.com/

Download Datasheet View All

SFS0863C-LF Overview

Fixed Frequency Synthesizer Surface Mount Module

Preview

Download Datasheet

View All

SFS0863C-LF

Rev A1

Fixed Frequency Synthesizer

Surface Mount Module

Applications

• Basestations

• Test Instrumentation

•

Application Notes

• AN-107: Manual Soldering Technique

• AN-205: Measuring Phase Noise for SFS Series

Performance Specifications

Frequency

Phase Noise @ 10 kHz offset (1 Hz BW)

Harmonic Suppression (2nd)

Spurious Suppression

Power Output

Load Impedance

Settling Time

Operating Temperature Range

Package Style

Min

863.5

Typ

-118

-15

-70

Max

863.5

Units

MHz

dBc/Hz

dBc

-2

dBm

-40

PLL-V12C

°C

Power Supply Requirements

Supply Voltage 1: PLL (Vcc, nom)

Supply Voltage 2: VCO (Vcc, nom)

Supply Current 1: PLL (Icc, typ)

Supply Current 2: VCO (Icc, typ)

Min

3.0

4.80

Typ

Max

3.5

5.15

Units

Vdc

Reference Oscillator Signal

Frequency

Phase Noise @1 kHz Offset

Min

Typ

-145

Max

Units

MHz

dBc/Hz

Additional Notes

LFSuffix = RoHS Compliant. All specifications are subject to change without notice.

14118 Stowe Drive, Suite B | Poway, CA 92064 | TEL: (858) 621-2700 | FAX: (858) 486-1927

URL: www.zcomm.com | EMAIL: applications@zcomm.com

Page 1 of 2

FRM-S-002 B

Recommended Resources

Commonly used non-sinusoidal oscillator circuits, waveforms and frequency calculation formulas-square wave oscillator-self-excited multivibrator

Series DC motor knife switch reversible control circuit

Sawtooth wave proportional control circuit

OPC circuit

TV transfer switch circuit

Alarm control keypad circuit

About the use of S3C44B0X data port: #define TP_DCLK(a) outw((inw(S3C44B0X_PDATF) &(~(1<<8)) ) | ((a&1)<<8),S3C44B0X_PDATF) In this macro statement, do I need to set GPGF as an input port before using inw(S3C44B0X_PDATF)? Then I can ((in...; rushi1980 Embedded System

Recruiting part-time personnel for driver development: Our company is now recruiting authors of books on driver development. The salary is generous. If you are interested, you can contact me for details. QQ878298915. Please indicate the driver. Email pyq_...; chang0044 Embedded System

EE, you have made progress again: EE, you have made progress again. It has been a while since we last saw you. The mobile version of the forum is getting more and more powerful and easy to use. Keep it up. We can all see your progress...; Sur Talking

modelsim6.2 waveform: I use Modelsim se plus 6.2b to simulate Verilog program. The compilation is normal, but every time when I display the waveform, it is very strange. There is a waveform, but each signal always has only...; sxtz531 FPGA/CPLD

I am new to platformbuilder. After configuring, builder error occurs. I hope experts can give me some advice. Thank you.: --------------------Configuration: WINDOWSCE - EMULATOR: X86 Win32 (WCE emulator) Release-------------------- Generating platform header files... CEBUILD: Deleting old build logs CEBUILD: Skipping dir...; feitian9215 Embedded System

New dual-loop 900MHz and 1800MHz frequency band digital tuning system: A new dual-loop digital tuning system for 900MHz and 1800MHz frequency bands Abstract: A new digital tuning system consisting of DDS + dual PLL is studied : A loop generates the clock signal required ...; feifei Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components