8523CGIT datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> 8523CGIT

8523CGIT: DescriptionClock Driver, 8523 Series, 4 True Output(s), 0 Inverted Output(s), PDSO20; Categorylogic logic; File Size2MB，18 Pages; ManufacturerRenesas Electronics Corporation; Websitehttps://www.renesas.com/

Download Datasheet Parametric Compare View All

8523CGIT Overview

Clock Driver, 8523 Series, 4 True Output(s), 0 Inverted Output(s), PDSO20

8523CGIT Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Renesas Electronics Corporation
package instruction	TSSOP, TSSOP20,.25
Reach Compliance Code	not_compliant
series	8523
Input adjustment	DIFFERENTIAL MUX
JESD-30 code	R-PDSO-G20
JESD-609 code	e0
length	6.5 mm
Logic integrated circuit type	CLOCK DRIVER
Humidity sensitivity level	1
Number of functions	1
Number of inverted outputs
Number of terminals	20
Actual output times	4
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Encapsulate equivalent code	TSSOP20,.25
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	225
power supply	3.3 V
Prop。Delay @ Nom-Sup	1.6 ns
propagation delay (tpd)	1.6 ns
Certification status	Not Qualified
Same Edge Skew-Max（tskwd）	0.05 ns
Maximum seat height	1.2 mm
Maximum supply voltage (Vsup)	3.465 V
Minimum supply voltage (Vsup)	3.135 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn85Pb15)
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	30
width	4.4 mm
minfmax	650 MHz

Preview

Download Datasheet

View All

Low Skew, 1-to-4, Differential-to-HSTL

Fantout Buffer

ICS8523I

DATA SHEET

General Description

The ICS8523I is a low skew, high performance 1-to-4

Differential-to-HSTL Fanout Buffer. The ICS8523I has two selectable

clock inputs. The CLK, nCLK pair can accept most standard

differential input levels. The PCLK, nPCLK pair can accept LVPECL,

CML, or SSTL input levels. The clock enable is internally

synchronized to eliminate runt pulses on the outputs during

asynchronous assertion/deassertion of the clock enable pin.

Guaranteed output and part-to-part skew characteristics make the

ICS8523I ideal for those applications demanding well defined

performance and repeatability.

Features

•

Four differential HSTL compatible outputs

Selectable differential CLK, nCLK or LVPECL clock inputs

CLK, nCLK pair can accept the following differential input levels:

LVPECL, LVDS, HSTL, HCSL, SSTL

PCLK, nPCLK pair can accept the following differential input

levels: LVPECL, CML, SSTL

Maximum output frequency: 650MHz

Translates any single-ended input signal to HSTL levels with

resistor bias on nCLK input

Additive phase jitter, RMS: 0.082ps (typical), 100MHz f

OUT

Additive phase jitter, RMS: 0.190ps (typical), 120MHz f

OUT

Output skew: 50ps (maximum)

Part-to-part skew: 250ps (maximum)

Propagation delay: 1.6ns (maximum)

3.3V core, 1.8V output operating supply

-40°C to 85°C ambient operating temperature

Available in both standard (RoHS 5) and lead-free (RoHS 6)

packages

Block Diagram

CLK_EN

Pullup

CLK

Pulldown

nCLK

Pullup

PCLK

Pulldown

nPCLK

Pullup

CLK_SEL

Pulldown

nQ1

nQ2

nQ3

nQ0

Pin Assignment

GND

CLK_EN

CLK_SEL

CLK

nCLK

PCLK

nPCLK

nQ0

DDO

nQ1

nQ2

DDO

nQ3

ICS8523I

20-Lead TSSOP

6.5mm x 4.4mm x 0.925mm package body

G Package

Top View

ICS8523CGI REVISION E JANUARY 21, 2011

8523CGIT Related Products

	8523CGIT	8523CGI
Description	Clock Driver, 8523 Series, 4 True Output(s), 0 Inverted Output(s), PDSO20	Clock Driver, 8523 Series, 4 True Output(s), 0 Inverted Output(s), PDSO20
Is it Rohs certified?	incompatible	incompatible
Maker	Renesas Electronics Corporation	Renesas Electronics Corporation
package instruction	TSSOP, TSSOP20,.25	TSSOP, TSSOP20,.25
Reach Compliance Code	not_compliant	not_compliant
series	8523	8523
Input adjustment	DIFFERENTIAL MUX	DIFFERENTIAL MUX
JESD-30 code	R-PDSO-G20	R-PDSO-G20
JESD-609 code	e0	e0
length	6.5 mm	6.5 mm
Logic integrated circuit type	CLOCK DRIVER	CLOCK DRIVER
Humidity sensitivity level	1	1
Number of functions	1	1
Number of terminals	20	20
Actual output times	4	4
Maximum operating temperature	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	TSSOP	TSSOP
Encapsulate equivalent code	TSSOP20,.25	TSSOP20,.25
Package shape	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	225	225
power supply	3.3 V	3.3 V
Prop。Delay @ Nom-Sup	1.6 ns	1.6 ns
propagation delay (tpd)	1.6 ns	1.6 ns
Certification status	Not Qualified	Not Qualified
Same Edge Skew-Max（tskwd）	0.05 ns	0.05 ns
Maximum seat height	1.2 mm	1.2 mm
Maximum supply voltage (Vsup)	3.465 V	3.465 V
Minimum supply voltage (Vsup)	3.135 V	3.135 V
Nominal supply voltage (Vsup)	3.3 V	3.3 V
surface mount	YES	YES
Temperature level	INDUSTRIAL	INDUSTRIAL
Terminal surface	Tin/Lead (Sn85Pb15)	Tin/Lead (Sn85Pb15)
Terminal form	GULL WING	GULL WING
Terminal pitch	0.65 mm	0.65 mm
Terminal location	DUAL	DUAL
Maximum time at peak reflow temperature	30	30
width	4.4 mm	4.4 mm
minfmax	650 MHz	650 MHz

Recommended Resources

Time controlled health light circuit

Buck-Boost Regulator Circuit Diagram

Bidirectional motor proportional drive circuit

A set of air conditioning control board circuit including main control board and remote control, PIC16C54

DZW75-48/50(50II) auxiliary power supply electrical schematic diagram

845ddr computer motherboard circuit diagram_41

Schematic diagram and PCB of 3c40: If you need it, you can take a look at...; chenzhufly FPGA/CPLD

[SC8905 EVM Review] + Unboxing test and driver installation: I received the express on Saturday and couldn't wait to open the box to check. In the anti-static packaging bag were a TTF to USB module and the protagonist of this test - the power control board. The...; hujj Domestic Chip Exchange

EEWORLD University ---- Power Design Tips 49: How to Avoid Common Minor Defects of Multilayer Ceramic Capacitors: Power Design Tips 49: How to Avoid Common Minor Defects of Multilayer Ceramic Capacitors : https://training.eeworld.com.cn/course/128...; zhangjianee Power technology

Wince6.0 pxa303 camera driver problem: I adjusted the camera driver and found a strange problem, that is, the supported resolution for taking photos is only up to 300,000, which is VGA. If I adjust it higher, even the preview cannot be dis...; dajohn Embedded System

How to realize the output of sine curve in s7-200: PLC Siemens S7-200 PLC controls the pressure of the container through PID regulation and outputs the frequency of the inverter. Now I want to make the pressure value rise according to the sine curve d...; geoffreylee599 Embedded System

[AN-1114 Application Note] Lowest Noise Zero-Drift Amplifier Provides 5.6nV/Hz Voltage Noise Density: Introduction: The output voltage generated by the sensor is usually very low and needs to be conditioned by a signal conditioning circuit with high gain and precision DC performance....; EEWORLD社区 ADI Reference Circuit

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components