WEDPN8M72V-125BC datasheet, PDF

Datasheet> All Categories > storage> storage> WEDPN8M72V-125BC

WEDPN8M72V-125BC: DescriptionSynchronous DRAM Module, 8MX72, 6ns, CMOS, PBGA219, PLASTIC, BGA-219; Categorystorage storage; File Size365KB，12 Pages; ManufacturerWhite Microelectronics

Download Datasheet Parametric Compare View All

WEDPN8M72V-125BC Overview

Synchronous DRAM Module, 8MX72, 6ns, CMOS, PBGA219, PLASTIC, BGA-219

WEDPN8M72V-125BC Parametric

Parameter Name	Attribute value
Maker	White Microelectronics
package instruction	,
Reach Compliance Code	unknown
access mode	FOUR BANK PAGE BURST
Maximum access time	6 ns
Other features	AUTO/SELF REFRESH
JESD-30 code	R-PBGA-B219
memory density	603979776 bit
Memory IC Type	SYNCHRONOUS DRAM MODULE
memory width	72
Number of functions	1
Number of ports	1
Number of terminals	219
word count	8388608 words
character code	8000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	8MX72
Package body material	PLASTIC/EPOXY
Package shape	RECTANGULAR
Package form	GRID ARRAY
Certification status	Not Qualified
self refresh	YES
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	BALL
Terminal location	BOTTOM

Preview

Download Datasheet

View All

WEDPN8M72V-XBX

HI-RELIABILITY PRODUCT

8Mx72 Synchronous DRAM

FEATURES

High Frequency = 100, 125MHz

Package:

• 219 Plastic Ball Grid Array (PBGA), 32 x 25mm

Single 3.3V

±0.3V

power supply

PRELIMINARY*

GENERAL DESCRIPTION

The 64MByte (512Mb) SDRAM is a high-speed CMOS, dynamic

random-access ,memory using 5 chips containing 134,217,728

bits. Each chip is internally configured as a quad-bank DRAM with

a synchronous interface. Each of the chip’s 33,554,432-bit banks

is organized as 4,096 rows by 512 columns by 16 bits.

Read and write accesses to the SDRAM are burst oriented;

accesses start at a selected location and continue for a pro-

grammed number of locations in a programmed sequence. Ac-

cesses begin with the registration of an ACTIVE command, which

is then followed by a READ or WRITE command. The address bits

registered coincident with the ACTIVE command are used to

select the bank and row to be accessed (BA

, BA

select the bank;

0-11

select the row). The address bits registered coincident with

the READ or WRITE command are used to select the starting

column location for the burst access.

The SDRAM provides for programmable READ or WRITE burst lengths

of 1, 2, 4 or 8 locations, or the full page, with a burst terminate option.

An AUTO PRECHARGE function may be enabled to provide a self-

timed row precharge that is initiated at the end of the burst sequence.

The 512Mb SDRAM uses an internal pipelined architecture to achieve

high-speed operation. This architecture is compatible with the 2n rule

of prefetch architectures, but it also allows the column address to be

changed on every clock cycle to achieve a high-speed, fully random

access. Precharging one bank while accessing one of the other three

banks will hide the precharge cycles and provide seamless, high-

speed, random-access operation.

The 512Mb SDRAM is designed to operate in 3.3V, low-power

memory systems. An auto refresh mode is provided, along with a

power-saving, power-down mode.

All inputs and outputs are LVTTL compatible. SDRAMs offer substan-

tial advances in DRAM operating performance, including the ability to

synchronously burst data at a high data rate with automatic column-

address generation, the ability to interleave between internal banks

in order to hide precharge time and the capability to randomly change

column addresses on each clock cycle during a burst access.

Fully Synchronous; all signals registered on positive edge of

system clock cycle

Internal pipelined operation; column address can be changed

every clock cycle

Internal banks for hiding row access/precharge

Programmable Burst length 1,2,4,8 or full page

4096 refresh cycles

Commercial, Industrial and Military Temperature Ranges

Organized as 8M x 72

Weight: WEDPN8M72V-XBX - 2.5 grams typical

BENEFITS

40% SPACE SAVINGS

Reduced part count

Reduced I/O count

• 19% I/O Reduction

Lower inductance and capacitance for low noise performance

Suitable for hi-reliability applications

Upgradeable to 16M x 72 density (contact factory for information)

* This data sheet describes a product under development, not fully

characterized, and is subject to change without notice.

Discrete Approach

11.9

ACTUAL SIZE

22.3

40%

19%

Area

I/O

Count

September 2000 Rev. 6

5 x 265mm

= 1328mm

5 x 54 pins = 270 pins

800mm

219 Balls

White Electronic Designs Corporation • (602) 437-1520 • www.whiteedc.com

WEDPN8M72V-125BC Related Products

	WEDPN8M72V-125BC	WEDPN8M72V-100BC	WEDPN8M72V-100BI	WEDPN8M72V-125BM	WEDPN8M72V-100BM
Description	Synchronous DRAM Module, 8MX72, 6ns, CMOS, PBGA219, PLASTIC, BGA-219	Synchronous DRAM Module, 8MX72, 6ns, CMOS, PBGA219, PLASTIC, BGA-219	Synchronous DRAM Module, 8MX72, 6ns, CMOS, PBGA219, PLASTIC, BGA-219	Synchronous DRAM Module, 8MX72, 6ns, CMOS, PBGA219, PLASTIC, BGA-219	Synchronous DRAM Module, 8MX72, 6ns, CMOS, PBGA219, PLASTIC, BGA-219
Reach Compliance Code	unknown	unknown	unknown	unknown	unknow
access mode	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST
Maximum access time	6 ns	6 ns	6 ns	6 ns	6 ns
Other features	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO REFRESH	AUTO REFRESH
JESD-30 code	R-PBGA-B219	R-PBGA-B219	R-PBGA-B219	R-PBGA-B219	R-PBGA-B219
memory density	603979776 bit	603979776 bit	603979776 bit	603979776 bit	603979776 bi
Memory IC Type	SYNCHRONOUS DRAM MODULE	SYNCHRONOUS DRAM MODULE	SYNCHRONOUS DRAM MODULE	SYNCHRONOUS DRAM MODULE	SYNCHRONOUS DRAM MODULE
memory width	72	72	72	72	72
Number of functions	1	1	1	1	1
Number of ports	1	1	1	1	1
Number of terminals	219	219	219	219	219
word count	8388608 words	8388608 words	8388608 words	8388608 words	8388608 words
character code	8000000	8000000	8000000	8000000	8000000
Operating mode	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS
Maximum operating temperature	70 °C	70 °C	85 °C	125 °C	125 °C
Minimum operating temperature	-	-	-40 °C	-55 °C	-55 °C
organize	8MX72	8MX72	8MX72	8MX72	8MX72
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY	GRID ARRAY
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum supply voltage (Vsup)	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V
Minimum supply voltage (Vsup)	3 V	3 V	3 V	3 V	3 V
Nominal supply voltage (Vsup)	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
surface mount	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	COMMERCIAL	INDUSTRIAL	MILITARY	MILITARY
Terminal form	BALL	BALL	BALL	BALL	BALL
Terminal location	BOTTOM	BOTTOM	BOTTOM	BOTTOM	BOTTOM
Maker	White Microelectronics	-	White Microelectronics	White Microelectronics	White Microelectronics
self refresh	YES	YES	YES	-	-

Recommended Resources

Application of SHM1120

RC circuit diagram for detecting phase sequence reversal

JDB-LQ-TZ star-delta starting circuit (1)

Protection circuit diagram of filter capacitor in electronic ballast

A socket circuit for checking whether color TV sets are fault-free

CXA1191M radio circuit

PIC16F1827 serial communication: I can't enter the receive interrupt. Please check if there is any problem with my serial port configuration. I checked the manual several times and found no error. void Usart_Init() { RXDTSEL=0;//0 = ...; 男哥 Microchip MCU

Error compiling xorg: The company is developing new xorg functions and needs to compile xorg source code. I refer to the compilation tutorial http://mdeb.org/wiki/index.php?title=KDrive, but the following error appears: ch...; lnb19850110 Embedded System

Looking for VXWORKS version before 5.5: I wonder if anyone has a version before vxworks5.5. The earlier the better. Please contact szwdsd@gmail.com. I'd be grateful....; li32359 Real-time operating system RTOS

EEWORLD University Hall----labview2016: labview2016：https://training.eeworld.com.cn/course/5837Labview allows you to implement simple programs and intuitive interface experience...; 开心萝卜 Automotive Electronics

Give away an unused MSP430 development board and two books: I got this in exchange for EE-FPGA, but it's been lying around gathering dust. It's useless. I'm selling it to someone who needs it. The price is 120, first come first served. Please leave your contac...; chenzhufly Buy&Sell

Please help me, what does the following program mean? I recently got a CC3000 MSP430FR5729: [align=left][b]int[/b] [b]main[/b]([b]void[/b])[/align][align=left]{[/align][align=left]WDTCTL = WDTPW + WDTHOLD;// Stop WDT[/align][align=left] [/align][align=left]P1DIR |= BIT0;[/align][align=left]P...; 1372794486 Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components