ISL90461UIH627 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Analog mixed-signal IC> converter> ISL90461UIH627

ISL90461UIH627: Description50K DIGITAL POTENTIOMETER, INCREMENT/DECREMENT CONTROL INTERFACE, 32 POSITIONS, PDSO6, PLASTIC, SOT-23, MO-178-AB, 6 PIN; CategoryAnalog mixed-signal IC converter; File Size196KB，7 Pages; ManufacturerRenesas Electronics Corporation; Websitehttps://www.renesas.com/

Download Datasheet Parametric View All

ISL90461UIH627 Overview

50K DIGITAL POTENTIOMETER, INCREMENT/DECREMENT CONTROL INTERFACE, 32 POSITIONS, PDSO6, PLASTIC, SOT-23, MO-178-AB, 6 PIN

ISL90461UIH627 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Renesas Electronics Corporation
Parts packaging code	SOIC
package instruction	PLASTIC, SOT-23, MO-178-AB, 6 PIN
Contacts	6
Reach Compliance Code	not_compliant
ECCN code	EAR99
control interface	INCREMENT/DECREMENT
Converter type	DIGITAL POTENTIOMETER
JESD-30 code	R-PDSO-G6
JESD-609 code	e0
length	2.9 mm
Humidity sensitivity level	1
Number of functions	1
Number of positions	32
Number of terminals	6
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	LSSOP
Encapsulate equivalent code	TSOP6,.11,37
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, LOW PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	240
power supply	3/5 V
Certification status	Not Qualified
resistance law	LINEAR
Maximum resistor terminal voltage	3 V
Minimum resistor terminal voltage
Maximum seat height	1.45 mm
Nominal supply voltage	3 V
surface mount	YES
technology	CMOS
Nominal temperature coefficient	35 ppm/°C
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	GULL WING
Terminal pitch	0.95 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Nominal total resistance	50000 Ω
width	1.6 mm

ISL90461UIH627 Preview

ISL90461

Digitally Controlled Potentiometer (XDCP™)

Data Sheet

October 14, 2005

FN8229.3

Single Volatile 32-Tap XDCP

The Intersil ISL90461 is a digitally controlled potentiometer

(XDCP). Configured as a variable resistor, the device

consists of a resistor array, wiper switches, a control section,

and volatile memory. The wiper position is controlled by a 2-

pin Up /Down interface.

The potentiometer is implemented by a resistor array

composed of 31 resistive elements and a wiper switching

network. Between each element and at either end are tap

points accessible to the wiper terminal. The position of the

wiper element is controlled by the CS and U/D inputs.

The device can be used in a wide variety of applications

including:

• LCD contrast control

• Parameter and bias adjustments

• Industrial and Automotive Control

• Transducer adjustment of pressure, temperature, position,

chemical, and optical sensors

• Laser Diode driver biasing

• Gain control and offset adjustment

Features

• Volatile solid-state potentiometer

• 2-pin UP/DN interface

• DCP terminal voltage, 2.7V to 5.5V

• Tempco 35 ppm/

°C typical

• 32 wiper tap points

• Low power CMOS

- Active current, 25µA max.

- Supply current 0.3µA

• Available R

TOTAL

values = 10kΩ, 50kΩ, 100kΩ

• Temperature Range

-40°C to +85°C

• Packages

- 6 Ld SC-70, SOT-23

• Pb-Free Plus Anneal Available (RoHS Compliant)

Pinout

ISL90461

(SOT-23, SC-70)

TOP VIEW

VDD

GND

U/D

Ordering Information

PART NUMBER

ISL90461WIE627-TK

ISL90461WIH627-TK

ISL90461UIE627-TK

ISL90461UIH627-TK

ISL90461TIE627-TK

ISL90461TIE627Z-TK (See Note)

ISL90461TIH627-TK

ISL90461TIH627Z-TK (See Note)

PART MARKING

AJP

AJY

AJR

AKA

AJQ

DEA

AJZ

DEB

100

TOTAL

(K)

TEMP RANGE (°C)

-40 to +85

PACKAGE

6 Ld SC-70

6 Ld SC-70 (Pb-free)

6 Ld SOT-23

6 Ld SC-70

6 Ld SC-70 (Pb-free)

6 Ld SOT-23

6 Ld SC-70

6 Ld SC-70 (Pb-free)

6 Ld SOT-23

PKG. DWG. #

P6.049

P6.064

P6.049

P6.064

P6.049

P6.064

ISL90461WIE627Z-TK (See Note) DEE

ISL90461WIH627Z-TK (See Note) DEF

ISL90461UIE627Z-TK (See Note) DEC

ISL90461UIH627Z-TK (See Note) DED

6 Ld SOT-23 (Pb-free) P6.064

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are

RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed

the Pb-free requirements of IPC/JEDEC J STD-020

CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.

1-888-INTERSIL or 1-888-468-3774

Intersil (and design) is a registered trademark of Intersil Americas Inc.

All other trademarks mentioned are the property of their respective owners.

ISL90461

Block Diagram

VCC

Pin Descriptions

6-PIN

SYMBOL

VDD

GND

U/D

DESCRIPTION

Supply voltage

Ground

Up - Down

Chip select

Low terminal

High terminal/ Wiper terminal

UP/DOWN

(U/D)

CONTROL

AND

MEMORY

DEVICE SELECT

(CS)

GND (GROUND)

GENERAL

FN8229.3

October 14, 2005

ISL90461

Absolute Maximum Ratings

Storage temperature . . . . . . . . . . . . . . . . . . . . . . . .-65°C to +150°C

Voltage on CS, U/D and VCC

with respect to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . -1V to +7V

Lead temperature (soldering 10s) . . . . . . . . . . . . . . . . . . . . . . 300°C

(10s) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±6mA

Power rating. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1mW

Recommended Operating Conditions

Temperature Range (Industrial) . . . . . . . . . . . . . . . . .-40°C to +85°C

Supply Voltage (V

) . . . . . . . . . . . . . . . . . . . . . . . . . . 2.7V to 5.5V

CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the

device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Potentiometer Specifications

Over recommended operating conditions unless otherwise stated.

SYMBOL

TOT

PARAMETER

End to end resistance

TEST CONDITIONS/NOTES

W version

U version

T version

RH, RL terminal voltages

Noise

Wiper Resistance

Wiper Current

Resolution

Absolute linearity (Note 1)

Relative linearity (Note 2)

TOTAL

temperature coefficient

NOTES:

1. Absolute linearity is utilized to determine actual wiper voltage versus expected voltage = (R

(n)

(actual) - R

(n)

(expected)) = ±1 Ml Maximum.

n = 1 .. 29 only

2. Relative linearity is a measure of the error in step size between taps = R

(n+1)

- [R

(n)

+ Ml] = ±0.5 Ml, n = 1 .. 29 only.

3. 1 Ml = Minimum Increment = R

TOT

/31.

4. Typical values are for T

= 25°C and nominal supply voltage.

Potentiometer capacitances

See equivalent circuit

H(n)(actual)

- R

H(n)(expected)

H(n+1)

- [R

H(n)+MI

]

±35

10/10/25

Ref: 1kHz

MIN

-120

600

0.6

±1

±0.5

TYP

(Note 4)

100

MAX

120

UNIT

kΩ

dBV

Ω

Taps

(Note 3)

ppm/°C

Equivalent Circuit

TOTAL

FN8229.3

October 14, 2005

ISL90461

DC Electrical Specifications

SYMBOL

PARAMETER

VCC active current (Increment)

Standby supply current

CS input leakage current

CS, U/D input HIGH voltage

CS, U/D input LOW voltage

CS, U/D input capacitance

= 3V, V

= V

, T

= 25°C, f = 1MHz

Over recommended operating conditions unless otherwise specified.

TEST CONDITIONS

CS = 0V, U/D = f

clock

= 1MHz and V

= 3V

CS = V

, U/D = GND or V

= 3V

= GND to V

x 0.7

x 0.3

0.3

MIN

TYP

(Note 4)

MAX

±1

UNIT

µA

Timing Specifications

(Over recommended operating conditions unless otherwise specified)

SYMBOL

TOGGLE

SETTLE

U/D to CS setup

CS to U/D setup

CS to U/D hold

U/D LOW period

U/D HIGH period

Up/Down toggle Rate

Output settling time

PARAMETER

MIN

300

TYP (Note 4)

MAX

UNIT

MHz

µs

U/D

SETTLE

RH - RL

FIGURE 1. SERIAL INTERFACE TIMING DIAGRAM, INCREMENT

FN8229.3

October 14, 2005

ISL90461

U/D

RH - RL

SETTLE

FIGURE 2. SERIAL INTERFACE TIMING DIAGRAM, DECREMENT

Pin Descriptions

RH and RL

The ISL90461 contains a digital potentiometer configured as

a variable resistor. The wiper of the potentiometer is tied to

one end of the potentiometer at terminal RH, and the RL pin

is the other terminal of the potentiometer. The resistance

from the RH pin to the RL pin will vary with the potentiometer

setting. At the highest setting the resistance will be

maximum (Rtot) and at the lowest setting it will be minimum.

As the wiper position is incremented, the wiper will move

from the Low terminal to the High terminal.

Principles of Operation

There are two sections of the ISL90461: the input control,

counter and decode section; and the resistor array. The input

control section operates just like an up/down counter. The

output of this counter is decoded to turn on a single

electronic switch connecting a point on the resistor array to

the wiper output. The resistor array is comprised of 31

individual resistors connected in series. At either end of the

array and between each resistor is an electronic switch that

transfers the connection at that point to the wiper. The wiper

is connected to the RH terminal, forming a variable resistor

from RH to RL.

The direction of the wiper movement is defined when the

device is selected. If during CS transition from High to Low

the U/D input is LOW, the wiper will move down on each

rising edge of U/D toggling. Similarly, the wiper will move up

on each rising edge of U/D toggling if, during CS transition

from High to Low, the U/D input is High.

The wiper, when at either fixed terminal, acts like its

mechanical equivalent and does not move beyond the last

position. That is, the counter does not wrap around when

clocked to either extreme.

If the wiper is moved several positions, multiple taps are

connected to the wiper for t

SETTLE

(U/D to RH change). The

2-terminal resistance value for the device can temporarily

change by a significant amount if the wiper is moved several

positions.

Up/Down (U/D)

The U/D input controls the direction of the wiper movement

and whether the counter is incremented or decremented.

Chip Select (CS)

The device is selected when the CS input is LOW. The

current counter value is stored in volatile memory when CS

is returned HIGH. When CS is high, the device is placed in

low power standby mode.

FN8229.3

October 14, 2005

More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

Recommended Resources

One-way operation energy consumption braking circuit 9

Four-channel proportional remote control equipment transmitter circuit

Anti-stop vibration circuit

Angel JD-26T hot and cold water dispenser circuit diagram

Speed Priority Exposure Meter Circuit

Two-phase servo drive circuit diagram

How to Design Solenoid Valve Driving Circuit: As the title says, I am a novice and don't know how to start designing a solenoid valve drive circuit. The specifications of the solenoid valve are 0.5 ohm 1mh. The pull-in current is 5a, the pull-in ...; guojun0718 Analog electronics

J_smiason teaches you how to program Flash in FPGA using JTAG: [size=6]J_smiason teaches you how to program FPGA with JTAG[/size] [size=6]Configure FPGA FLASH with JIC programming, no loss of data after power failure[/size] [size=6]I am just organizing it[/size]...; 834629744 FPGA/CPLD

Let's talk about the national power supply situation: [i=s]This post was last edited by paulhyde on 2014-9-15 08:56[/i]The National Electronic Design Competition is getting closer... Can experienced friends share their preparations for the upcoming compe...; 知心之阿星 Electronics Design Contest

What does the PFC drive module of the inverter air conditioner refer to? What does PFC mean here?: What does the PFC drive module of the inverter air conditioner refer to? What does PFC mean here?...; katexc Embedded System

Problems in implementing data forwarding at the NDIS layer: I want to filter data at the NDIS layer and send it to another process on the local host by modifying the destination address. In fact, I am doing a NAT conversion. Is this feasible? Thank you~~...; zhangxian8031 Embedded System

What's hidden behind the void pointer?: A Preliminary Study on Void Pointervoid * represents a pointer of "unknown type", which means that we don't know how many bytes of data are starting from this pointer address. It is similar to using i...; 可乐zzZ Programming Basics

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components