As the title says, I see that there is an option to automatically compile to open-drain in Q2, but I don't know how to set the IO to open-drain input.Not sure if there is such a function?...
I have been learning about SDRAM recently, and some materials say that "when issuing the SelfRefresh command, CKE is set to an invalid state, and the SR mode is entered. At this time, it no longer rel...
I am a newbie, and I want to make a phase-locked amplifier with a reference signal frequency of 5MHz~7MHz. I have checked some information but still have no idea. Can any expert give me some advice?...
[color=#000][backcolor=rgb(209, 217, 226)][font=Simsun]I saw a friend saying that he wanted to use spi3 but the configuration was not working. He uploaded a SPI3 program using the ENC28J60 network mod...
This is my own design of 51 single-chip learning development board, which can be used for primary and intermediate single-chip enthusiasts to learn and experiment. It contains almost all the basic exp...
In the past few days, the news that ZTE was "banned" by the US Department of Commerce has triggered widespread reflection and concern in various domestic industries about the lack of independent co...[Details]
In the actual project development process, it is common to encounter modifications to the hardware circuit, and then the modified part requires the modification of the driver. Thinking about the comi...[Details]
I have read the source code of mbed these days, and the interface encapsulation for upper-level application calls is quite good. The code quality is relatively high, the comments are also very detai...[Details]
Serial Port: 一. USART_ITConfig(USART1, USART_IT_TXE, ENABLE): As long as the transmit register is empty, there will always be an interrupt. Therefore, if you are not sending data, turn off the tran...[Details]
After studying the F4 FSMC method to drive the touch screen for a few days, I have gained some understanding, which are listed below. The unorganized record is only for my own reference in the future...[Details]
1. Initial understanding of FSMC: FSMC consists of 4 modules: (1) AHB interface (including FSMC configuration register) (2) NOR flash memory and PSRAM controller (when driving LCD, LCD is like a PSRA...[Details]
On April 18-19, 2018, at the "Second Distributed Photovoltaic Carnival" held in Hangzhou, Jinko Power and China New Energy Assets Investment, Financing and Trading Platform (hereinafter referred to as...[Details]
At present, in the world,
the construction of
smart cities
is in the process of gradually landing from concept, and technology giants and investment giants are important participants in this...[Details]
This paper proposes a design scheme for an embedded CNC system based on ARM and FPGA. The software and hardware design of the ARM system, the implementation method of hardware fine interpolation ...[Details]
In 2018, the National Development and Reform Commission issued a new photovoltaic subsidy policy. The benchmark on-grid electricity price was significantly reduced, the return on investment decreased,...[Details]
Recently, Jiangsu GoodWe Power Technology Co., Ltd. ("GoodWe") unveiled two products of the SDT family, the 17kW smart photovoltaic inverter GW17KN-DT and the 20kW smart photovoltaic inverter GW20KN-D...[Details]
1. Heart rate measurement principle 1. What is a heart rate module? The heart rate module is professionally used to monitor the heart rate of the wrist, fingers, forehead, earlobe, chest and other ...[Details]
Today’s medical devices are filled with increasingly complex electronic devices that monitor, display, assist and warn patients. The latest generation of medical device electronic devices are smaller...[Details]
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
