datasheet
EEWORLDEEWORLDEEWORLD
Datasheet
Part Number

Keyword

Search
Keyword

Part Number

Search
Datasheet> All Categories > logic> logic> IDT23S05E-1HDCG8
PDF
Preview

IDT23S05E-1HDCG8

Description
PLL Based Clock Driver, 23S Series, 4 True Output(s), 0 Inverted Output(s), PDSO8
Categorylogic    logic   
File Size64KB，8 Pages
ManufacturerRenesas Electronics Corporation
Websitehttps://www.renesas.com/
Environmental Compliance
Download Datasheet Parametric Compare View All

IDT23S05E-1HDCG8 Overview

PLL Based Clock Driver, 23S Series, 4 True Output(s), 0 Inverted Output(s), PDSO8

IDT23S05E-1HDCG8 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerRenesas Electronics Corporation
package instructionSOP, SOP8,.25
Reach Compliance Codecompliant
series23S
Input adjustmentSTANDARD
JESD-30 codeR-PDSO-G8
JESD-609 codee3
length4.9276 mm
Logic integrated circuit typePLL BASED CLOCK DRIVER
MaximumI(ol)0.012 A
Humidity sensitivity level1
Number of functions1
Number of inverted outputs
Number of terminals8
Actual output times4
Maximum operating temperature70 °C
Minimum operating temperature
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Encapsulate equivalent codeSOP8,.25
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)260
power supply3.3 V
propagation delay (tpd)0.35 ns
Certification statusNot Qualified
Same Edge Skew-Max（tskwd）0.25 ns
Maximum seat height1.7272 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
Temperature levelCOMMERCIAL
Terminal surfaceMatte Tin (Sn) - annealed
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
width3.937 mm
minfmax200 MHz

IDT23S05E-1HDCG8 Preview

IDT23S05E
3.3V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
3.3V ZERO DELAY CLOCK
BUFFER, SPREAD SPECTRUM
COMPATIBLE
FEATURES:
•
•
•
•
•
•
•
•
•
•
•
•
•
Phase-Lock Loop Clock Distribution
10MHz to 200MHz operating frequency
Distributes one clock input to one bank of five outputs
Zero Input-Output Delay
Output Skew < 250ps
Low jitter <200 ps cycle-to-cycle
IDT23S05E-1 for Standard Drive
IDT23S05E-1H for High Drive
No external RC network required
Operates at 3.3V V
DD
Power down mode
Spread spectrum compatible
Available in SOIC package
IDT23S05E
DESCRIPTION:
The IDT23S05E is a high-speed phase-lock loop (PLL) clock buffer,
designed to address high-speed clock distribution applications. The zero
delay is achieved by aligning the phase between the incoming clock and
the output clock, operable within the range of 10 to 200MHz.
The IDT23S05E is an 8-pin version of the IDT23S09E. IDT23S05E
accepts one reference input, and drives out five low skew clocks. The -1H
version of this device operates up to 200MHz frequency and has a higher
drive than the -1 device. All parts have on-chip PLLs which lock to an input
clock on the REF pin. The PLL feedback is on-chip and is obtained from the
CLKOUT pad. In the absence of an input clock, the IDT23S05E enters
power down. In this mode, the device will draw less than 12µA for
Commercial Temperature range and less than 25µA for Industrial tempera-
ture range
,
the outputs are tri-stated, and the PLL is not running, resulting
in a significant reduction of power.
The IDT23S05E is characterized for both Industrial and Commercial
operation.
FUNCTIONAL BLOCK DIAGRAM
8
CLKOUT
REF
1
PLL
Control
Logic
3
CLK1
2
CLK2
5
7
CLK3
CLK4
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
1
c
2006
Integrated Device Technology, Inc.
MARCH 2006
DSC - 6398/7
IDT23S05E
3.3V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
PIN CONFIGURATION
ABSOLUTE MAXIMUM RATINGS
(1)
Symbol
V
DD
Rating
Supply Voltage Range
Input Voltage Range (REF)
Input Voltage Range
(except REF)
I
IK
(V
I
< 0)
I
O
(V
O
= 0 to V
DD
)
V
DD
or GND
T
A
= 55°C
(in still air)
(3)
T
STG
Operating
Temperature
Operating
Temperature
Input Clamp Current
Continuous Output Current
Continuous Current
Maximum Power Dissipation
Storage Temperature Range
Commercial Temperature
Range
Industrial Temperature
Range
-40 to +85
°C
Max.
–0.5 to +4.6
–0.5 to +5.5
–0.5 to
V
DD
+0.5
–50
±50
±100
0.7
–65 to +150
0 to +70
mA
mA
mA
W
°C
°C
Unit
V
V
V
REF
CLK2
CLK1
GND
1
2
3
4
8
7
6
5
CLKOUT
CLK4
V
DD
CLK3
V
I (2)
V
I
SOIC
TOP VIEW
NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
permanent damage to the device. This is a stress rating only and functional operation
of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.
2. The input and output negative-voltage ratings may be exceeded if the input and output
clamp-current ratings are observed.
3. The maximum package power dissipation is calculated using a junction temperature
of 150°C and a board trace length of 750 mils.
APPLICATIONS:
•
•
•
•
•
SDRAM
Telecom
Datacom
PC Motherboards/Workstations
Critical Path Delay Designs
PIN DESCRIPTION
Pin Name
REF
(1)
CLK2
(2)
CLK1
GND
CLK3
(2)
V
DD
CLK4
(2)
CLKOUT
(2)
NOTES:
1. Weak pull down.
2. Weak pull down on all outputs.
(2)
Pin Number
1
2
3
4
5
6
7
8
Type
IN
Out
Out
Ground
Out
PWR
Out
Out
Output clock
Output clock
Ground
Output clock
3.3V Supply
Output clock
Functional Description
Input reference clock, 5 Volt tolerant input
Output clock, internal feedback on this pin
2
IDT23S05E
3.3V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
OPERATING CONDITIONS - COMMERCIAL
Symbol
V
DD
T
A
C
L
C
IN
Supply Voltage
Operating Temperature (Ambient Temperature)
Load Capacitance < 100MHz
Load Capacitance 100MHz - 200MHz
Input Capacitance
Parameter
Min.
3
0
—
—
—
Max.
3.6
70
30
10
7
pF
Unit
V
°
C
pF
DC ELECTRICAL CHARACTERISTICS - COMMERCIAL
Symbol
V
IL
V
IH
I
IL
I
IH
V
OL
V
OH
I
DD_PD
I
DD
Parameter
Input LOW Voltage Level
Input HIGH Voltage Level
Input LOW Current
Input HIGH Current
Output LOW Voltage
Output HIGH Voltage
Power Down Current
Supply Current
V
IN
= 0V
V
IN
= V
DD
Standard Drive
High Drive
Standard Drive
High Drive
REF = 0MHz
Unloaded Outputs at 66.66MHz
I
OL
= 8mA
I
OL
= 12mA (-1H)
I
OH
= -8mA
I
OH
= -12mA (-1H)
—
—
12
32
µA
mA
2.4
—
V
Conditions
Min.
—
2
—
—
—
Max.
0.8
—
50
100
0.4
Unit
V
V
µA
µA
V
SWITCHING CHARACTERISTICS (23S05E-1) - COMMERCIAL
Symbol
t
1
Parameter
Output Frequency
Duty Cycle = t
2
÷
t
1
t
3
t
4
t
5
t
6
t
7
t
J
t
LOCK
Rise Time
Fall Time
Output to Output Skew
Delay, REF Rising Edge to CLKOUT Rising Edge
Device-to-Device Skew
Cycle-to-Cycle Jitter, pk - pk
PLL Lock Time
10pF Load
30pF Load
Measured at 1.4V, F
OUT
= 66.66MHz
Measured between 0.8V and 2V
Measured between 0.8V and 2V
All outputs equally loaded
Measured at V
DD
/2
Measured at V
DD
/2 on the CLKOUT pins of devices
Measured at 66.66MHz, loaded outputs
Stable power supply, valid clock presented on REF pin
Conditions
(1,2)
Min.
10
10
40
—
—
—
—
—
—
—
Typ.
—
—
50
—
—
—
0
0
—
—
Max.
200
100
60
2.5
2.5
250
±350
700
200
1
Unit
MHz
%
ns
ns
ps
ps
ps
ps
ms
NOTES:
1. REF Input has a threshold voltage of V
DD
/2.
2. All parameters specified with loaded outputs.
3
IDT23S05E
3.3V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
(1,2)
SWITCHING CHARACTERISTICS (23S05E-1H) - COMMERCIAL
Symbol
t
1
Parameter
Output Frequency
Duty Cycle = t
2
÷
t
1
Duty Cycle = t
2
÷
t
1
t
3
t
4
t
5
t
6
t
7
t
8
t
J
t
LOCK
Rise Time
Fall Time
Output to Output Skew
Delay, REF Rising Edge to CLKOUT Rising Edge
Device-to-Device Skew
Output Slew Rate
Cycle-to-Cycle Jitter, pk - pk
PLL Lock Time
10pF Load
30pF Load
Measured at 1.4V, F
OUT
= 66.66MHz
Measured at 1.4V, F
OUT
<50MHz
Measured between 0.8V and 2V
Measured between 0.8V and 2V
All outputs equally loaded
Measured at V
DD
/2
Measured at V
DD
/2 on the CLKOUT pins of devices
Measured between 0.8V and 2V using Test Circuit #2
Measured at 66.66MHz, loaded outputs
Stable power supply, valid clock presented on REF pin
Conditions
Min.
10
10
40
45
—
—
—
—
—
1
—
—
Typ.
—
—
50
50
—
—
—
0
0
—
—
—
Max.
200
100
60
55
1.5
1.5
250
±350
700
—
200
1
Unit
MHz
%
%
ns
ns
ps
ps
ps
V/ns
ps
ms
NOTES:
1. REF Input has a threshold voltage of V
DD
/2.
2. All parameters specified with loaded outputs.
OPERATING CONDITIONS - INDUSTRIAL
Symbol
V
DD
T
A
C
L
C
IN
Supply Voltage
Operating Temperature (Ambient Temperature)
Load Capacitance < 100MHz
Load Capacitance 100MHz - 200MHz
Input Capacitance
Parameter
Min.
3
-40
—
—
—
Max.
3.6
+85
30
10
7
pF
Unit
V
°
C
pF
DC ELECTRICAL CHARACTERISTICS - INDUSTRIAL
Symbol
V
IL
V
IH
I
IL
I
IH
V
OL
V
OH
I
DD_PD
I
DD
Parameter
Input LOW Voltage Level
Input HIGH Voltage Level
Input LOW Current
Input HIGH Current
Output LOW Voltage
Output HIGH Voltage
Power Down Current
Supply Current
V
IN
= 0V
V
IN
= V
DD
Standard Drive
High Drive
Standard Drive
High Drive
REF = 0MHz
Unloaded Outputs at 66.66MHz
I
OL
= 8mA
I
OL
= 12mA (-1H)
I
OH
= -8mA
I
OH
= -12mA (-1H)
—
—
25
35
µA
mA
2.4
—
V
Conditions
Min.
—
2
—
—
—
Max.
0.8
—
50
100
0.4
Unit
V
V
µA
µA
V
4
IDT23S05E
3.3V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
(1,2)
SWITCHING CHARACTERISTICS (23S05E-1) - INDUSTRIAL
Symbol
t
1
Parameter
Output Frequency
Duty Cycle = t
2
÷
t
1
t
3
t
4
t
5
t
6
t
7
t
J
t
LOCK
Rise Time
Fall Time
Output to Output Skew
Delay, REF Rising Edge to CLKOUT Rising Edge
Device-to-Device Skew
Cycle-to-Cycle Jitter, pk - pk
PLL Lock Time
10pF Load
30pF Load
Measured at 1.4V, F
OUT
= 66.66MHz
Measured between 0.8V and 2V
Measured between 0.8V and 2V
All outputs equally loaded
Measured at V
DD
/2
Measured at V
DD
/2 on the CLKOUT pins of devices
Measured at 66.66MHz, loaded outputs
Conditions
Min.
10
10
40
—
—
—
—
—
—
—
Typ.
—
—
50
—
—
—
0
0
—
—
Max.
200
100
60
2.5
2.5
250
±350
700
200
1
Unit
MHz
%
ns
ns
ps
ps
ps
ps
ms
Stable power supply, valid clock presented on REF pin
NOTES:
1. REF Input has a threshold voltage of V
DD
/2.
2. All parameters specified with loaded outputs.
SWITCHING CHARACTERISTICS (23S05E-1H) - INDUSTRIAL
Symbol
t
1
Parameter
Output Frequency
Duty Cycle = t
2
÷
t
1
Duty Cycle = t
2
÷
t
1
t
3
t
4
t
5
t
6
t
7
t
8
t
J
t
LOCK
Rise Time
Fall Time
Output to Output Skew
Delay, REF Rising Edge to CLKOUT Rising Edge
Device-to-Device Skew
Output Slew Rate
Cycle-to-Cycle Jitter, pk - pk
PLL Lock Time
10pF Load
30pF Load
Measured at 1.4V, F
OUT
= 66.66MHz
Measured at 1.4V, F
OUT
<50MHz
Measured between 0.8V and 2V
Measured between 0.8V and 2V
All outputs equally loaded
Measured at V
DD
/2
Measured at V
DD
/2 on the CLKOUT pins of devices
Measured between 0.8V and 2V using Test Circuit #2
Measured at 66.66MHz, loaded outputs
Stable power supply, valid clock presented on REF pin
Conditions
(1,2)
Min.
10
10
40
45
—
—
—
—
—
1
—
—
Typ.
—
—
50
50
—
—
—
0
0
—
—
—
Max.
200
100
60
55
1.5
1.5
250
±350
700
—
200
1
Unit
MHz
%
%
ns
ns
ps
ps
ps
V/ns
ps
ms
NOTES:
1. REF Input has a threshold voltage of V
DD
/2.
2. All parameters specified with loaded outputs.
5
More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

IDT23S05E-1HDCG8 Related Products

IDT23S05E-1HDCG8 IDT23S05E-1DCGI IDT23S05E-1DCG IDT23S05E-1HDCGI8
Description PLL Based Clock Driver, 23S Series, 4 True Output(s), 0 Inverted Output(s), PDSO8 PLL Based Clock Driver, 23S Series, 4 True Output(s), 0 Inverted Output(s), PDSO8 PLL Based Clock Driver, 23S Series, 4 True Output(s), 0 Inverted Output(s), PDSO8 PLL Based Clock Driver, 23S Series, 4 True Output(s), 0 Inverted Output(s), PDSO8
Is it Rohs certified? conform to conform to conform to conform to
Maker Renesas Electronics Corporation Renesas Electronics Corporation Renesas Electronics Corporation Renesas Electronics Corporation
package instruction SOP, SOP8,.25 SOP, SOP8,.25 SOP, SOP8,.25 SOP, SOP8,.25
Reach Compliance Code compliant compliant compli compli
series 23S 23S 23S 23S
Input adjustment STANDARD STANDARD STANDARD STANDARD
JESD-30 code R-PDSO-G8 R-PDSO-G8 R-PDSO-G8 R-PDSO-G8
JESD-609 code e3 e3 e3 e3
length 4.9276 mm 4.9276 mm 4.9276 mm 4.9276 mm
Logic integrated circuit type PLL BASED CLOCK DRIVER PLL BASED CLOCK DRIVER PLL BASED CLOCK DRIVER PLL BASED CLOCK DRIVER
MaximumI(ol) 0.012 A 0.008 A 0.008 A 0.012 A
Humidity sensitivity level 1 1 1 1
Number of functions 1 1 1 1
Number of terminals 8 8 8 8
Actual output times 4 4 4 4
Maximum operating temperature 70 °C 85 °C 70 °C 85 °C
Output characteristics 3-STATE 3-STATE 3-STATE 3-STATE
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code SOP SOP SOP SOP
Encapsulate equivalent code SOP8,.25 SOP8,.25 SOP8,.25 SOP8,.25
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE
Peak Reflow Temperature (Celsius) 260 260 260 260
power supply 3.3 V 3.3 V 3.3 V 3.3 V
propagation delay (tpd) 0.35 ns 0.35 ns 0.35 ns 0.35 ns
Certification status Not Qualified Not Qualified Not Qualified Not Qualified
Same Edge Skew-Max（tskwd） 0.25 ns 0.25 ns 0.25 ns 0.25 ns
Maximum seat height 1.7272 mm 1.7272 mm 1.7272 mm 1.7272 mm
Maximum supply voltage (Vsup) 3.6 V 3.6 V 3.6 V 3.6 V
Minimum supply voltage (Vsup) 3 V 3 V 3 V 3 V
Nominal supply voltage (Vsup) 3.3 V 3.3 V 3.3 V 3.3 V
surface mount YES YES YES YES
Temperature level COMMERCIAL INDUSTRIAL COMMERCIAL INDUSTRIAL
Terminal surface Matte Tin (Sn) - annealed Matte Tin (Sn) - annealed Matte Tin (Sn) - annealed Matte Tin (Sn) - annealed
Terminal form GULL WING GULL WING GULL WING GULL WING
Terminal pitch 1.27 mm 1.27 mm 1.27 mm 1.27 mm
Terminal location DUAL DUAL DUAL DUAL
Maximum time at peak reflow temperature 30 30 30 30
width 3.937 mm 3.937 mm 3.937 mm 3.937 mm
minfmax 200 MHz 200 MHz 200 MHz 200 MHz

Recommended Resources

TA7271P power amplifier circuit diagram

Battery charge regulator circuit diagram

Voltage source three-phase inverter structure circuit diagram

CRT deflection coil driver circuit using LH0101

Stabilized DC boost circuit

Precision bridge isolation amplifier circuit

My sensortag finally arrived. Unboxing and downloading the CC2650STK SimpleLink SensorTag APP
[size=6][b]Specially bold, it is easier to see the download link now[/b][/size] [size=6][color=Red][b]CC2650STK SimpleLink SensorTag APP Download[/b][/color][/size]...
kejoy Wireless Connectivity
Allow Verilog to display state names when simulating state machines
Situation: When we use Verilog to code state machines, we usually use parameters to define the state names, so that we will not be confused by the string of 10s when writing Case statements. However, ...
eeleader FPGA/CPLD
2009 is about to pass, let’s vent!
Fuck you 2009 The house I live in is still too small Fuck you 2009 Real estate bosses should all be fed to dogs Fuck you 2009 The car I drive is not tricky enough Fuck you 2009 Toyota and Honda brake ...
凯哥 Talking
Strong news comments & replies
ZT: MIT students want to build a real $10 computer. India had previously reported that it was going to build a $10 laptop, but it was later proven to be a typo by the recorder. But now it is not a typ...
hityi Talking
Moderator Chip Coin Rewards in March 2013!
: [align=left][color=rgb(0, 0, 0)][font=Helvetica, Arial, sans-serif]Some small rules for moderators: [/font][/color][/align][align=left][color=rgb(0, 0, 0)][font=Helvetica, Arial, sans-serif][font=He...
EEWORLD社区 Suggestions & Announcements
Single-chip PWM control technology for single-phase motor speed regulation
Abstract: Aiming at the needs of variable frequency speed control of single-phase motors, a PWM algorithm implemented by a single-chip microcomputer is proposed. The algorithm is suitable for constant...
wmmm MCU
Shortcut:   L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components

  1. 7207L1PY1AW1SE2
  2. LP49-09-FREQ10-15D1GH
  3. TW-04-04-G-6-500-085
  4. M55342K09B95E3PT5V
  5. HLMT-QH00-UX022
  6. 1210Y911P160C
  7. MF55E8452BM10
  8. HCHP0805100PPM2.8M0.5%GTR0131E
  9. 3KP180CA_AY_00001
  10. PJMBZ6V8T/R13
  11. PG4005-AU_AY_100A1
  12. C3030WV-F-7P

Popular Articles

  1. Genesis' new SUV adds new technology! "Face recognition" function is more convenient
  2. A portfolio of innovative solutions for industrial automation, energy infrastructure, electric vehicles and railways
  3. Implement the printf() function in the STM8 microcontroller
  4. Intel AI Top 100 Awards kicks off: Continuously promoting AI innovation and unleashing ecological cohesion
  5. Four common maintenance methods for LED transparent screens
  6. The process of MCU processing analog quantity
  7. Customize smart home solutions through Siemens low-code platform to achieve smart life
  8. Assisting low-carbon travel, application practice of N32 series MCU in the electric two-wheel vehicle market
  9. ROHM launches 600V withstand voltage Super Junction MOSFET "R60xxRNx series"
  10. In-depth interpretation of U-Boot transplantation of S3C2410A embedded system

Technical ResourceMore

  1. Summary of the usage of 0R resistor
  2. Front-end and back-end design written test questions complete version
  3. Electroacoustic Technology
  4. DMA working principle and transmission method information
  5. MATLAB Case 24 Fuzzy Neural Network Prediction Algorithm-Jialing River Water Quality Evaluation.rar
  6. Sequence signal detector based on Verilog
  7. Remote wakeup problem of STM32F767 USB working in HOST mode
  8. Development of LLC resonant full-bridge parallel current-sharing switching power supply
  9. Chapter 09 Offline Programming of Robots 20 pages 2.9M.ppt
  10. FreeRTOS Real-time Kernel User Guide - Chinese

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews
Index Files: 669  84  2861  738  125  14  2  58  15  3 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号