EEWORLDEEWORLDEEWORLD

Part Number

Search

LD062C682KAB9A

Description
Ceramic Capacitor, Multilayer, Ceramic, 200V, 10% +Tol, 10% -Tol, X7R, 15% TC, 0.0068uF, Surface Mount, 1206, CHIP
CategoryPassive components    capacitor   
File Size99KB,7 Pages
ManufacturerAVX
Download Datasheet Parametric View All

LD062C682KAB9A Overview

Ceramic Capacitor, Multilayer, Ceramic, 200V, 10% +Tol, 10% -Tol, X7R, 15% TC, 0.0068uF, Surface Mount, 1206, CHIP

LD062C682KAB9A Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerAVX
package instructionCHIP
Reach Compliance Codenot_compliant
ECCN codeEAR99
capacitance0.0068 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high0.94 mm
JESD-609 codee0
length3.2 mm
Manufacturer's serial numberLD06
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance10%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
Package formSMT
method of packingBULK
positive tolerance10%
Rated (DC) voltage (URdc)200 V
seriesLD
size code1206
surface mountYES
Temperature characteristic codeX7R
Temperature Coefficient15% ppm/°C
Terminal surfaceTin/Lead (Sn/Pb)
Terminal shapeWRAPAROUND
width1.6 mm
MLCC Tin/Lead Termination “B”
General Specifications
AVX Corporation will support those customers for
commercial and military Multilayer Ceramic Capacitors with
a termination consisting of 5% minimum lead. This
termination is indicated by the use of a “B” in the 12th
position of the AVX Catalog Part Number. This fulfills AVX’s
commitment to providing a full range of products to our
customers. AVX has provided in the following pages a full
range of values that we are currently offering in this special
“B” termination. Please contact the factory if you require
additional information on our MLCC Tin/Lead Termination
“B” products.
PART NUMBER (see page 2 for complete part number explanation)
LD05
Size
LD02 - 0402
LD03 - 0603
LD04 - 0504*
LD05 - 0805
LD06 - 1206
LD10 - 1210
LD12 - 1812
LD13 - 1825
LD14 - 2225
LD20 - 2220
5
A
101
Capacitance
Code (In pF)
2 Sig. Digits +
Number of
Zeros
J
Capacitance
Tolerance
A
B
2
Packaging
2 = 7" Reel
4 = 13" Reel
7 = Bulk Cass.
9 = Bulk
A
Special
Code
A = Std.
Product
Dielectric
Voltage
6.3V = 6 C0G (NP0) = A
X7R = C
10V = Z
X5R = D
16V = Y
X8R = F
25V = 3
35V = D
50V = 5
100V = 1
200V = 2
500V = 7
B
C
D
F
G
J
K
M
=
=
=
=
=
=
=
=
±.10 pF (<10pF)
±.25 pF (<10pF)
±.50 pF (<10pF)
±1% (≥ 10 pF)
±2% (≥ 10 pF)
±5%
±10%
±20%
Terminations
Failure
Rate
B = 5% min lead
A = Not X = FLEXITERM
®
Applicable
with 5% min
lead**
**X7R only
Contact
Factory
For
Multiples
*LD04 has the same CV ranges as LD03.
NOTE: Contact factory for availability of Tolerance Options for Specific Part Numbers.
Contact factory for non-specified capacitance values.
See FLEXITERM
®
section
for CV options
NP0
X7R
X7S
X5R
Y5V
Refer to page 4 for Electrical Graphs
Refer to page 16 for Electrical Graphs
Refer to page 20 for Electrical Graphs
Refer to page 23 for Electrical Graphs
Refer to page 26 for Electrical Graphs
29
Why can't the IO port be pulled down by the optocoupler when using protues simulation?
Could you please help me take a look. The MCU P2.3 is connected to the 4th pin of the optocoupler, and the 3rd pin of the optocoupler is grounded, but when the optocoupler is turned on, the IO port wi...
xiep03 Analog electronics
EEWORLD University Hall----Modern Communications Technology Beijing University of Posts and Telecommunications (Ji Hong)
Modern Communications Technology Beijing University of Posts and Telecommunications (Ji Hong) : https://training.eeworld.com.cn/course/5030...
JFET RF/Wirelessly
Consulting on PC/104 bus drive current issues
I'm using AMD LX800 PC/104 CPU module. I stacked 2 serial port modules, 1 CAN module and 1 20-way output relay module. I want to ask: It is known that each line on the 104 bus of the CPU module can ge...
2512a2512 Embedded System
Solutions to common problems in using LED luminous characters
[hide]LED luminous characters (subtitle machines) are luminous characters made with light-emitting diodes as light sources. LED luminous characters are installed on the top or wall of a building in th...
探路者 LED Zone
Overview of PCB Process DFM Technical Requirements
DFM (Design for Manufacturing) is the core technology of concurrent engineering. Design and manufacturing are the two most important links in the product life cycle. Concurrent engineering is to consi...
中信华 PCB Design
Huawei FPGA Design Process Guide.doc
[i=s]This post was last edited by paulhyde on 2014-9-15 08:55[/i] Huawei FPGA Design Flow Guide.doc...
xiangzi001 Electronics Design Contest

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 128  124  1882  94  951  3  38  2  20  52 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号