L2L16C473MAB1A datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> capacitor> L2L16C473MAB1A

L2L16C473MAB1A: DescriptionCeramic Capacitor, Multilayer, Ceramic, 6.3V, 20% +Tol, 20% -Tol, X7R, 15% TC, 0.047uF, Surface Mount, 0508, CHIP; CategoryPassive components capacitor; File Size158KB，4 Pages; ManufacturerAVX

Download Datasheet Parametric View All

L2L16C473MAB1A Overview

Ceramic Capacitor, Multilayer, Ceramic, 6.3V, 20% +Tol, 20% -Tol, X7R, 15% TC, 0.047uF, Surface Mount, 0508, CHIP

L2L16C473MAB1A Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Objectid	2072656390
package instruction	, 0508
Reach Compliance Code	not_compliant
ECCN code	EAR99
YTEOL	8.15
capacitance	0.047 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	0.95 mm
JESD-609 code	e0
length	1.27 mm
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	20%
Number of terminals	8
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
Package form	SMT
method of packing	TR, 7 INCH
positive tolerance	20%
Rated (DC) voltage (URdc)	6.3 V
size code	0508
surface mount	YES
Temperature characteristic code	X7R
Temperature Coefficient	15% ppm/°C
Terminal surface	Tin/Lead (Sn/Pb)
Terminal shape	WRAPAROUND
width	2.03 mm

Preview

Download Datasheet

View All

Low Inductance Capacitors

Introduction

The signal integrity characteristics of a Power Delivery

Network (PDN) are becoming critical aspects of board level

and semiconductor package designs due to higher operating

frequencies, larger power demands, and the ever shrinking

lower and upper voltage limits around low operating voltages.

These power system challenges are coming from mainstream

designs with operating frequencies of 300MHz or greater,

modest ICs with power demand of 15 watts or more, and

operating voltages below 3 volts.

The classic PDN topology is comprised of a series of

capacitor stages. Figure 1 is an example of this architecture

with multiple capacitor stages.

An ideal capacitor can transfer all its stored energy to a load

instantly. A real capacitor has parasitics that prevent

instantaneous transfer of a capacitor’s stored energy. The

true nature of a capacitor can be modeled as an RLC

equivalent circuit. For most simulation purposes, it is possible

to model the characteristics of a real capacitor with one

Slowest Capacitors

capacitor, one resistor, and one inductor. The RLC values in

this model are commonly referred to as equivalent series

capacitance (ESC), equivalent series resistance (ESR), and

equivalent series inductance (ESL).

The ESL of a capacitor determines the speed of energy

transfer to a load. The lower the ESL of a capacitor, the faster

that energy can be transferred to a load. Historically, there

has been a tradeoff between energy storage (capacitance)

and inductance (speed of energy delivery). Low ESL devices

typically have low capacitance. Likewise, higher capacitance

devices typically have higher ESLs. This tradeoff between

ESL (speed of energy delivery) and capacitance (energy

storage) drives the PDN design topology that places the

fastest low ESL capacitors as close to the load as possible.

Low Inductance MLCCs are found on semiconductor

packages and on boards as close as possible to the load.

Fastest Capacitors

Semiconductor Product

Bulk

Board-Level

Package-Level

Die-Level

Low Inductance Decoupling Capacitors

Figure 1 Classic Power Delivery Network (PDN) Architecture

LOW INDUCTANCE CHIP CAPACITORS

The key physical characteristic determining equivalent series

inductance (ESL) of a capacitor is the size of the current loop

it creates. The smaller the current loop, the lower the ESL. A

standard surface mount MLCC is rectangular in shape with

electrical terminations on its shorter sides. A Low Inductance

Chip Capacitor (LICC) sometimes referred to as Reverse

Geometry Capacitor (RGC) has its terminations on the longer

side of its rectangular shape.

When the distance between terminations is reduced, the size

of the current loop is reduced. Since the size of the current

loop is the primary driver of inductance, an 0306 with a

smaller current loop has significantly lower ESL then an 0603.

The reduction in ESL varies by EIA size, however, ESL is

typically reduced 60% or more with an LICC versus a

standard MLCC.

INTERDIGITATED CAPACITORS

The size of a current loop has the greatest impact on the ESL

characteristics of a surface mount capacitor. There is a

secondary method for decreasing the ESL of a capacitor.

This secondary method uses adjacent opposing current

loops to reduce ESL. The InterDigitated Capacitor (IDC)

utilizes both primary and secondary methods of reducing

inductance. The IDC architecture shrinks the distance

between terminations to minimize the current loop size, then

further reduces inductance by creating adjacent opposing

current loops.

An IDC is one single capacitor with an internal structure that

has been optimized for low ESL. Similar to standard MLCC

versus LICCs, the reduction in ESL varies by EIA case size.

Typically, for the same EIA size, an IDC delivers an ESL that

is at least 80% lower than an MLCC.

Recommended Resources

Two-way power supply system automatic conversion power supply system circuit diagram

Optoelectronic target shooting - gunshot and ball falling

Haier M0-2270M1/M0-2270M2 microwave oven circuit diagram

Urea-FET measurement circuit

Constant voltage and current limiting charger

Computer RS-23Z serial interface current loop circuit

Microcontroller experts, please help me find the error in this program...: ...; 落墨尔焉 51mcu

Amazing minimalist mobile speaker amplifier: In order to match the increasingly simple design trend of mobile phones, this mobile phone speaker amplifier adopts the simplest speaker-shaped appearance design. The designer is absolutely practical ...; cardin6 Creative Market

Chat: How does your company control technical documents?: How are the source files of product schematics and PCB diagrams, and the source codes of embedded programs and host computer programs managed and controlled in the company? My previous unit used an in...; mmmllb Talking about work

IAR 4.4 to 5.3 upgrade error, please help!: The compilation has passed, but when I try to download the program, I get an error: Thu Dec 03 15:35:36 2009: User error: Base address of vector table has incorrect alignment. Vector base addr = 0x080...; simple stm32/stm8

DSP/BIOS issues related to HWI and TASK: I have a question I would like to ask you experts. In DSP/BIOS, during the execution of TASK, if DSP receives HWI, will this interrupt interrupt the execution of TASK? I am debugging a program that co...; 咫尺天涯 DSP and ARM Processors

IAR compilation problem··Seeking guidance from the great god: What does this warning mean? How can I fix it? "integer conversion resulted in a change of sign" This is the location of the warning "ADC10CTL0 &=~ENC + ~ADC10SC;"...; 549424372 Microcontroller MCU

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components