EEWORLDEEWORLDEEWORLD

Part Number

Search

501R18W102MF4U

Description
CAPACITOR, CERAMIC, MULTILAYER, 500V, X7R, 0.001uF, SURFACE MOUNT, 1206, CHIP, ROHS COMPLIANT
CategoryPassive components    capacitor   
File Size138KB,2 Pages
ManufacturerJohanson Dielectrics
Environmental Compliance
Download Datasheet Parametric View All

501R18W102MF4U Overview

CAPACITOR, CERAMIC, MULTILAYER, 500V, X7R, 0.001uF, SURFACE MOUNT, 1206, CHIP, ROHS COMPLIANT

501R18W102MF4U Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerJohanson Dielectrics
package instruction, 1206
Reach Compliance Codecompliant
ECCN codeEAR99
capacitance0.001 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
JESD-609 codee3
Manufacturer's serial number501R18
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance20%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
method of packingTR, EMBOSSED, 13 INCH
positive tolerance20%
Rated (DC) voltage (URdc)500 V
size code1206
surface mountYES
Temperature characteristic codeX7R
Temperature Coefficient15% ppm/°C
Terminal surfaceTin (Sn) - with Nickel (Ni) barrier
Terminal shapeWRAPAROUND
H
IGH
V
OLTAGE
S
URFACE
M
OUNT
MLCC
S
250 - 6,000 VDC
These high voltage capacitors feature a special internal
electrode design which reduces voltage concentrations by
distributing voltage gradients throughout the entire capacitor.
This unique design also affords increased capacitance values
in a given case size and voltage rating. The capacitors are
designed and manufactured to the general requirement of
EIA198 and are subjected to a 100% electrical testing making
them well suited for a wide variety of telecommunication,
commercial, and industrial applications.
A
PPLICATIONS
• Analog & Digital Modems
• Lighting Ballast Circuits
• DC-DC Converters
• LAN/WAN Interface
• Voltage Multipliers
• Back-lighting Inverters
NOW AVAILABLE
with Polyterm
®
soft termination option for
demanding environments & processes. Visit our website for full details.
C
ASE
S
IZE
JDI /EIA
Inches
L
W
T
E/B
L
W
T
E/B
.080 ±.010
.050 ±.010
.055 Max.
.020 ±.010
.125 ±.010
.062 ±.010
.067 Max.
.020 ±.010
(mm)
(2.03 ±.25)
(1.27 ±.25)
(1.40)
(0.51±.25)
(3.17 ±.25)
(1.57 ±.25)
(1.70)
(0.51±.25)
Rated
Voltage
250
500
630
1000
250
500
630
1000
2000
3000
250
500
630
1000
2000
3000
500
630
1000
2000
3000
4000
5000
6000
VDC
VDC
VDC
VDC
VDC
VDC
VDC
VDC
VDC
VDC
VDC
VDC
VDC
VDC
VDC
VDC
VDC
VDC
VDC
VDC
VDC
VDC
VDC
VDC
C
APACITANCE
S
ELECTION
NPO Dielectric
Minimum
Maximum
-
10
10
10
-
10
10
10
10
10
-
10
10
10
10
10
10
10
1.0
1.0
1.0
1.0
1.0
1.0
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
-
680
560
390
-
1500
1200
1000
220
82
-
3900
2700
1800
560
220
4700
3300
2200
820
470
180
75
75
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
X7R Dielectric
Minimum
Maximum
1000
1000
1000
100
1000
1000
1000
100
100
100
1000
1000
1000
100
100
100
1000
1000
100
100
100
100
47
47
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
pF
0.022
0.010
6800
4700
0.068
0.047
0.027
0.018
4700
1000
0.220
0.100
0.056
0.047
3900
2700
0.100
0.068
0.047
8200
3900
2200
1000
100
µF
µF
pF
pF
µF
µF
µF
µF
pF
pF
µF
µF
µF
µF
pF
pF
µF
µF
µF
pF
pF
pF
pF
pF
R15/0805
R18/1206
S41/1210
L
W
T
E/B
.125 ±.010
.095 ±.010
.080 Max.
.020 ±.010
(3.18 ±.25)
(2.41 ±.25)
(2.03)
(0.51±.25)
R29/1808
L
W
T
E/B
.189 ±.010
.080 ±.010
.085 Max.
.020 ±.010
(4.80 ±.25)
(2.03 ±.25)
(2.16)
(0.51±.25)
Available cap. values include these significant retma values and their multiples: 1.0 1.2 1.5 1.8 2.2 2.7 3.3 3.9 4.7 5.6 6.8 8.2
( 1.0 = 1.0, 10, 100, 1000, etc.) Consult factory for non-retma values and sizes or voltages not shown.
6
www.johanson dielectrics.com
Have you ever encountered such a situation when using ise10.1?
When using ise10.1, have you ever encountered such a situation: after the map is successful, as soon as you enter the layout and routing, an error occurs and there is no error message? How can I fix t...
逍遥 FPGA/CPLD
Generate two control pulses based on FPGA
[b] How to generate two control pulses based on FPGA (cycle, pulse width, duty cycle, and timing relationship are adjustable) and use the control pulses to control two industrial cameras? I am a first...
HAORUIMIN FPGA/CPLD
LED electronic light box control circuit
[size=5]Help: I like LED very much, but I don’t understand circuit control technology[/size] [size=5]I would like to ask you to help me design a LED electronic light box control circuit,[/size] [size=...
zeafee Mobile and portable
How to wire BGA?
I am now going to draw a 144-pin BGA package circuit board. This is my first time drawing a six-layer board. I want to ask how to drill holes one by one. Are there any requirements? Do I have to drill...
junliyang Embedded System
Very good
If you have any, please give me one too, thank you! ! [email=tuoming624@yahoo.com.cn]tuoming624@yahoo.com.cn[/email]...
tuoming624 MCU
Big brother or sister, please help me.
Regarding the information on the design of single hydraulic prop seal quality detection using a single chip microcomputer, thank you, thank you...
xuzhougongzuo MCU

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2812  1271  1212  2347  444  57  26  25  48  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号