MVD050PD1-10.000MHZ-T datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> MVD050PD1-10.000MHZ-T

MVD050PD1-10.000MHZ-T: DescriptionOscillator,; CategoryPassive components oscillator; File Size57KB，1 Pages; ManufacturerMMD Monitor/Quartztek; Websitehttp://mmdcomp.com

Download Datasheet Parametric View All

MVD050PD1-10.000MHZ-T Overview

Oscillator,

MVD050PD1-10.000MHZ-T Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	MMD Monitor/Quartztek
Reach Compliance Code	compliant
Other features	ENABLE/DISABLE FUNCTION; COMPLEMENTARY OUTPUT; TR
Maximum control voltage	4.5 V
Minimum control voltage	0.5 V
maximum descent time	5 ns
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	50 ppm
frequency stability	50%
linearity	10%
Installation features	SURFACE MOUNT
Nominal operating frequency	10 MHz
Maximum operating temperature	70 °C
Minimum operating temperature
Oscillator type	PECL
Output load	50 OHM
physical size	14.0mm x 9.8mm x 4.7mm
longest rise time	5 ns
Maximum supply voltage	5.25 V
Minimum supply voltage	4.75 V
Nominal supply voltage	5 V
surface mount	YES
maximum symmetry	40/60 %

Preview

Download Datasheet

View All

SMD PECL VCXO

9.8 x 14.0 x 4.7 6 J-Leads Package

Wide Frequency Range

+3.3 VDC or +5.0 VDC Supply

PECL Output

ELECTRICAL SPECIFICATION:

Frequency Range

Frequency Stability (Inclusive of

Temperature, Load, Voltage and

Aging

Operating Temperature Range

Storage Temperature Range

Supply Voltage (Vdd)

Supply Current

Control Voltage

Logic “0”

Logic “1”

Symmetry (50% of waveform)

Load

Rise / Fall Time (20% to 80%)

Start Time

Jitter (RMS)

Linearity

Pullability

10.000 MHz to 200.000 MHz

(See Part Number Guide for Options)

±5 ppm / yr max

(See Part Number Guide for Options)

-55°C to +125°C

+3.3 VDC ±5%

+5.0 VDC ±5%

60mA

85mA

+1.65VDC ±1.50VDC

+2.50VDC ±2.00VDC

1.68V max

3.05 V min 3.40V max

2.28V min

3.98 V min 4.26V max

(See Part Number Guide for Options)

50 Ohms into Vdd-2.00 VDC

5nSec max

5mSec max

18pSec max

±10% max

(See Part Number Guide for Options)

MARKING:

Line 1: MXX.XXX

XX.XXX = Frequency in MHz

Line 2: SYYMML

S = Internal Code

YYMM = Date Code (Year/Month)

L = Denotes RoHS Compliant

Line 3: T5BRH

Internal Manufacture Code

MECHANICAL DETAIL:

14.00 [.550]

MAX

4.70 [.185]

MAX

5.08 [.200]

2.54 [.100]

5.08 [.200]

2.54 [.100]

VOLTAGE CONTROL

ENABLE

GROUND

OUTPUT

COMP. OUTPUT

SUPPLY VOLTAGE

9.80 [.386]

MAX

1.02 [.040]

MAX

4 5 6

3 2 1

8.80 [.346]

3.00 [.118]

0.46 [.018]

1.27 [.050]

RECOMMENDED

LAND PATTERN

DIMENSIONS IN BRACKETS ARE INCHES

EXTERNAL BYPASS CAPACITOR RECOMMEND

PART NUMBERING GUIDE:

MVD

Plastic SMD J-Lead

RoHS Compliant

Blank = Not Compliant

F = Is Compliant

Supply Voltage

Blank = +5 VDC

3 = +3.3 VDC

Frequency

Stability

020 = ±20 ppm

025 = ±25 ppm

050 = ±50 ppm

100 = ±100 ppm

Output

P = PECL

Symmetry

Blank = 40/60%

A = 45/55%

Frequency

Mode of Operation

1 = Fundamental

3 = 3rd Overtone

P = PLL

Operating Temperature

Blank = 0°C to +70°C

27 = -20°C to +70°C

48 = -40°C to +85°C

Pullability

A = ±200 ppm

C = ±100 ppm

D = ±50 ppm

P = ±75 ppm

Value Added Options

Blank = No Added Options

T = Tape and Reel

Please Consult with MMD sales department for any other parameters or options.

MMD Components,

30400 Esperanza, Rancho Santa Margarita, CA, 92688

Phone: (949) 709-5075, Fax: (949) 709-3536,

www.mmdcomp.com

Sales@mmdcomp.com

Specifications subject to change without notice

Revision 5/20/05 B

Recommended Resources

clock signal transmission circuit

465kHz IF signal generator circuit

Basic application circuit diagram of MAX743

Simple R, L, C measuring bridge

Automatic Ni-Cd battery charger

6OXT(1.0) computer motherboard circuit diagram_07

How to solve parameterized assignment in Verilog: assign all 0s, assign all 1s, assign all Zs, assign all xs: How to solve the parameterized assignment in Verilog: assign all 0s, assign all 1s, assign all Zs, assign all xs 3 ^, Q6 T: x( H* H6 C www.fpga-design.net7 O2 v2 {0 c0 M6 | Assign all 0s: means all bi...; eeleader FPGA/CPLD

Does anyone have a Jlink or other ARM emulator that is gathering dust? Please support me.: Does anyone have a Jlink or other ARM emulator that is gathering dust? Please support me. Please contact me at 1021352522....; 1021352522 Buy&Sell

Can't see the fat file system in the CF card under WinCE5.0?: I compiled NK.bin with wince5.0 BSP of AMD LX800, and found that I can't see the CF card after entering Wince. Please help me, and I will give you high points. 1. When I start nk.bin with a 3.5-inch l...; mcuwing Embedded System

Data gloves made with accelerometers: Demonstration of data gloves developed based on three-axis acceleration sensors. What are the expected products? Welcome to discuss. . . [flash]http://6.cn/p/tvg2Opt3y2PaKQw6chmSXg.swf[/flash]...; w258wan Sensor

I need help with the schematic diagram or other information of USR-GM3P, or a communication module similar to it.: ...; 51、32小鬼 PCB Design

(Repost) The difference between heap and stack: 1. Preliminary knowledge - memory allocation of the programThe memory occupied by a program compiled by C/C++ is divided into the following parts1. Stack area (stack) - automatically allocated and rel...; zhouning201 Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components