3592-132-526 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The connector> The connector> 3592-132-526

3592-132-526: DescriptionCard Edge Connector, 168 Contact(s), 2 Row(s), Straight, 0.05 inch Pitch, Solder Terminal, Latch & Eject, Ivory Insulator, Receptacle; CategoryThe connector The connector; File Size271KB，1 Pages; ManufacturerTekcon Electronics Corp

Download Datasheet Parametric View All

3592-132-526 Overview

Card Edge Connector, 168 Contact(s), 2 Row(s), Straight, 0.05 inch Pitch, Solder Terminal, Latch & Eject, Ivory Insulator, Receptacle

3592-132-526 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Tekcon Electronics Corp
Reach Compliance Code	unknown
Board mount options	SPLIT BOARD LOCK
body width	0.297 inch
subject depth	0.59 inch
body length	5.55 inch
Body/casing type	RECEPTACLE
Connector type	CARD EDGE CONNECTOR
Contact to complete cooperation	AU
Contact completed and terminated	Tin/Lead (Sn/Pb)
Contact material	COPPER ALLOY
Contact resistance	30 mΩ
Contact style	BELLOWED TYPE
Dielectric withstand voltage	1000VAC V
Durability	25 Cycles
Insulation resistance	10000000000 Ω
Insulator color	IVORY
insulator material	NYLON
JESD-609 code	e0
Manufacturer's serial number	3592
Plug contact pitch	0.05 inch
Installation option 1	LATCH & EJECT
Installation option 2	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	4
Number of rows loaded	2
Maximum operating temperature	105 °C
Minimum operating temperature	-55 °C
PCB contact pattern	STAGGERED
PCB contact row spacing	0.075 mm
Plating thickness	10u inch
polarization key	POLARIZED HOUSING
Rated current (signal)	1 A
Guideline	UL
reliability	COMMERCIAL
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	168

Preview

Download Datasheet

View All

http://www.tekcon.com

http://www.tekcon.com.tw

3592 Series

DIMM Socket

1.27 mm Pitch, Forming Type

Ordering Information

3592

X X X

XX X

Contact Plating

A - Gold Flash all area

0 - Gold Flash/Tin

1 - 10

µ"

Gold/Tin

2 - 20

µ"

Gold/Tin

3 - 30

µ"

Gold/Tin

4 - 3

µ"

Gold/Tin

5 - 15

µ"

Gold/Tin

8 - Tin

Voltage Key

3 - apply 3.3 V module

5 - apply 5 V module

Function Key (DRAM Key)

1-offset Left Key. (SDRAM)

2-offset Centered Key(DRAM)

3-offset Right Key (Unbuffered DRAM)

Housing Material

1 - LCP, Black

2 - LCP, Ivory

5 - Ny66, Black

6 - Ny66, Ivory

7 - PBT, Black

8 - PBT, Ivory

With Post Position

51- with A,B,C Metal Clip

52- with B,C,D Metal Clip

Specification

Materials:

Housing & Latch:

High Temperature Glass Fiber Reinforced

Thermoplastic, UL94V-0.

Contact:

Copper Alloy.

Plating:

Gold Flash on Contact Area and Tin/

Lead on Solder Tail.

Electrical:

Insulation Resistance:

10,000 MΩ Minimum.

Dielectric Withstanding Voltage:

1000 VAC R.M.S.

Voltage Rating:

500V.

Current Rating:

1 AMP.

Contact Resistance:

30 mΩ Maximum.

Capacitance:

1 PF (Max.) at 1Mhz between

randomly selected adjacent contacts.

Mechanical

Durability:

25 cycles Minimum.

Contact Engaging Force:

1.390N Maximum,

Pair Contact.

Contact Retention Force:

500 g Minimum,

per Contact.

Accept Standard JEDEC Modules:

0.05 +/- 0.004

Enviromental

Temperature: -558C to +1058C

Dimensions

TEKCON Electronics Corporation

11-1

Recommended Resources

KA2311 (toy) radio remote control receiving control and regulating circuit

DIV100 analog voltage divider-functional block diagram

Reference power supply circuit diagram using op amp

DC fluorescent lamp circuit

Example of adding an overvoltage protection circuit to a regulated power supply

6OXT(1.0) computer motherboard circuit diagram_24

[Silicon Labs Development Kit Review] + Serial port printing Hall sensor Si7210 data: The EFM32PG22 Dev Kit has an I2C interface digital Hall sensor Si7210 on board. The main parameters are as follows:It can be seen that its characteristics are super low power consumption and a built-i...; dql2016 Development Kits Review Area

Invitation letter to XILINX FPGA (Tianjin) Technical Seminar: XILINX will hold the XILINX FPGA Design Technology Seminar in Tianjin on November 11, 2011. Avnet-TechMetrics sincerely invites you to participate, and everyone is welcome to attend!The specific arran...; EEWORLD社区 FPGA/CPLD

IDE hard disk PIO writes data very quickly at the beginning, but then it takes about 10 seconds to write each 32K data! Why? ? ?: Dear experts: Under WindowsXP environment, when PIO writes to disk, the speed is OK for the first data writing within about 1M, but when it reaches about 4.7M, the speed slows down, and it takes about...; iboy Embedded System

Serial port receiving problem, please help: A clock made of RTC is implemented on the development board. Now I want to let the serial debugging assistant send a command + the desired target time, which can be modified to the desired time after ...; cyhssw12 stm32/stm8

ISD4004: Maybe you can use it!...; 80后 MCU

My experience in debugging amplifiers: I debugged three kinds of low noise amplifiers for three weeks, including a matched chip. None of them had normal gain. One of them had a gain that was adjusted from negative to 10dB with great diffic...; banana RF/Wirelessly

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components