EEWORLDEEWORLDEEWORLD

Part Number

Search

L6401FE2049DL

Description
Fixed Positive LDO Regulator, 2 Output, 2V1, 4.9V2, CMOS, PDSO6, USP-6
CategoryPower/power management    The power supply circuit   
File Size510KB,7 Pages
ManufacturerLRC
Websitehttp://www.lrc.cn
Download Datasheet Parametric View All

L6401FE2049DL Overview

Fixed Positive LDO Regulator, 2 Output, 2V1, 4.9V2, CMOS, PDSO6, USP-6

L6401FE2049DL Parametric

Parameter NameAttribute value
MakerLRC
package instructionHTSON,
Reach Compliance Codeunknown
Maximum drop-back voltage 10.3 V
Maximum drop-back voltage 20.3 V
Maximum input voltage8 V
Minimum input voltage5.4 V
JESD-30 codeR-PDSO-N6
length2 mm
Number of functions1
Output times2
Number of terminals6
Maximum output voltage 12.04 V
Minimum output voltage 11.96 V
Nominal output voltage 12 V
Maximum output voltage 24.998 V
Minimum output voltage 24.802 V
Nominal output voltage 24.9 V
Package body materialPLASTIC/EPOXY
encapsulated codeHTSON
Package shapeRECTANGULAR
Package formSMALL OUTLINE, HEAT SINK/SLUG, THIN PROFILE
Regulator typeFIXED POSITIVE MULTIPLE OUTPUT LDO REGULATOR
Maximum seat height0.8 mm
surface mountYES
technologyCMOS
Terminal formNO LEAD
Terminal locationDUAL
width1.8 mm
LESHAN RADIO COMPANY, LTD.
HIGH SPEED
LOW DROPOUT
MIDDLE CURRENT VOLTAGE REGULATORS
Dual 300mA High Speed Low Dropout CMOS Voltage Regulators
L6401 Series
DESCRIPTION
The L6401 series are highly accurate, Dual , low noise, CMOS LDO voltage regulators.
Performance features of the series includes low output noise, high ripple rejection ratio, low dropout and
very fast turn-on times.
The L6401 includes a reference voltage source, error amplifiers, driver transistors, current limiters
and phase compensators internally. The L6401’s current limiter’s foldback circuit also operates as a
short protect for the output current limiter. The output voltage for each regulator is set independently by
laser trimming. Voltages are selectable in 50mV steps within a range of 1.3V to 5.0V.
The EN function allows the output of each regulator to be turned off independently, resulting in
greatly reduced power consumption. The L6401 series is available in the SOT-26 and USP-6B.
FEATURES
Output Voltage Range
Highly Accurate
Dropout Voltage
High Ripple Rejection
Low Power Consumption
Maximum Output Current
Standby Current
Internal protector
Small packages
1.3V to 6.0V (selectable in 50mV steps)
± 2%
200mV @ 100mA (3.0V type)
70dB (1 kHz)
25μA (TYP.)
300mA
less than 0.1μA
current limiter and short protector
SOT-26 and other required
Portable games
Portable AV equipment
APPLICATIONS
Mobile phones
Cordless phones and radio communication
equipment
PDAs
Cameras, Video cameras
PACKAGE
SOT-26
USP-6B
BLOCK DIAGRAM
EN1
ON/OFF
Control
-
+
Error
Amp1
Current
Limit
V
OUT1
VR1
each
circuit
R11
R12
V
IN
V
SS
-
+
VR2
each
circuit
Voltage
Reference
Error
Amp2
Current
Limit
V
OUT2
R21
EN2
ON/OFF
Control
R22
1/7
TI high-precision sensor path circuit design
WEBENCH Sensor Designer provides comprehensive circuit solutions for common sensing, transmitter or inverter applications. Users can start designing by simply selecting the appropriate sensor from a r...
qwqwqw2088 Analogue and Mixed Signal
In the process, is the assignment between signals "value transfer" or "address transfer"?
Solution: Signal assignment in process is to assign value to signal, not to assign signal to signal.In other words, it is "value transfer". I guess the hardware is implemented using triggers....
eeleader FPGA/CPLD
Altera soc emmc driver problem
Now I have a Micron eMMC, which is directly connected to the SD card pin. Originally, SD is 4-bit data, and eMMC is 8-bit data. In the FPGA project, the HSP interface is modified, and the SDIO is 8-bi...
tc317891209 FPGA/CPLD
Let me share with you the books and materials related to CAN bus that I usually collect
In order to improve everyone's download speed, I directly give the network disk download address of each document CAN-bus development and application http://115.com/file/e6phqlkr Fieldbus CAN principl...
jiaxinhui2011 ARM Technology
Ask about VHDL code
I encountered a strange thing today. I wrote it like this in VHDL. There was no error, but the circuit did not work. outport <= inport; outport and inport are the pins of the FPGA. What is the reason?...
kata FPGA/CPLD
Bit and bit manipulation instructions (1)
[size=2]Bits and bit manipulation instructions[/size] [size=2][/size] [font=宋体][size=2]Through the examples of the running lights above, we have become accustomed to "bits". One bit is the on and off ...
yuandayuan6999 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 937  572  1508  832  866  19  12  31  17  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号