222262049738 datasheet, PDF - EEWORLD Datasheet

222262049738: DescriptionCAP,CERAMIC,15NF,50VDC,20% -TOL,20% +TOL,Z5U TC CODE,-56,22% TC,0805 CASE; CategoryPassive components capacitor; File Size268KB，6 Pages; ManufacturerYAGEO; Websitehttp://www.yageo.com/

Download Datasheet Parametric View All

222262049738 Overview

CAP,CERAMIC,15NF,50VDC,20% -TOL,20% +TOL,Z5U TC CODE,-56,22% TC,0805 CASE

Parameter Name	Attribute value
Maker	YAGEO
package instruction	, 0805
Reach Compliance Code	unknown
ECCN code	EAR99
capacitance	0.015 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	1.35 mm
length	2 mm
Manufacturer's serial number	CLASS2,Z5U,50V
Number of terminals	2
Maximum operating temperature	85 °C
Minimum operating temperature	10 °C
Package form	SMT
method of packing	Blister Pack
Rated (DC) voltage (URdc)	50 V
series	CLASS 2,Z5U,50V
size code	0805
Temperature characteristic code	Z5U
Temperature Coefficient	-56/+22% ppm/°C
width	1.25 mm

May I ask which company's product SPC2811A is? I couldn't find it when I searched online?: As the title says, thank you very much! May I ask which company's product SPC2811A is? I couldn't find it online....; eedede Embedded System

Looking for the source code of the book "Windows WDM Device Driver Development Guide": I'd be very grateful!! Thank you!!...; pd840228 Embedded System

World Transistor Handbook (Excel format).rar: Information: Good information http://www.cndzz.com/user/show/1443.htm...; maker Embedded System

Design of AGC intermediate frequency amplifier: Design of AGC intermediate frequency amplifier...; fighting Analog electronics

Dynamic digital tube display: [i=s] This post was last edited by paulhyde on 2014-9-15 09:04 [/i] Dynamic digital tube display program, hope it can help beginners~~...; xianghong123 Electronics Design Contest

【FPGA Tips】The meaning of SKEW: In the following logic, the data delay is very small (maximum 3.6ns). If the clock skew is small, the logic can run above 200MHZ. Due to the existence of clock skew, the influence of clock skew must b...; eeleader FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components