HY5DU12422CLT-D43 datasheet, PDF

Datasheet> All Categories > storage> storage> HY5DU12422CLT-D43

HY5DU12422CLT-D43: DescriptionDDR DRAM, 128MX4, 0.7ns, CMOS, PDSO66; Categorystorage storage; File Size247KB，31 Pages; ManufacturerSK Hynix; Websitehttp://www.hynix.com/eng/

Download Datasheet Parametric Compare View All

HY5DU12422CLT-D43 Overview

DDR DRAM, 128MX4, 0.7ns, CMOS, PDSO66

HY5DU12422CLT-D43 Parametric

Parameter Name	Attribute value
Maker	SK Hynix
package instruction	TSSOP, TSSOP66,.46
Reach Compliance Code	compliant
Maximum access time	0.7 ns
Maximum clock frequency (fCLK)	200 MHz
I/O type	COMMON
interleaved burst length	2,4,8
JESD-30 code	R-PDSO-G66
memory density	536870912 bit
Memory IC Type	DDR DRAM
memory width	4
Number of terminals	66
word count	134217728 words
character code	128000000
Maximum operating temperature	70 °C
Minimum operating temperature
organize	128MX4
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Encapsulate equivalent code	TSSOP66,.46
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
power supply	2.6 V
Certification status	Not Qualified
refresh cycle	8192
Continuous burst length	2,4,8
Maximum standby current	0.01 A
Nominal supply voltage (Vsup)	2.6 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	GULL WING
Terminal pitch	0.635 mm
Terminal location	DUAL

HY5DU12422CLT-D43 Preview

512Mb DDR SDRAM

HY5DU12422C(L)T

HY5DU12822C(L)T

HY5DU121622C(L)T

This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any

responsibility for use of circuits described. No patent licenses are implied.

Rev. 1.0 / Mar. 2005

HY5DU12822C(L)T

HY5DU121622C(L)T

HY5DU12422C(L)T

Revision History

Revision No.

1.0

First Version Release

History

Draft Date

Mar. 2005

Remark

Rev. 1.0 / Mar. 2005

HY5DU12822C(L)T

HY5DU121622C(L)T

HY5DU12422C(L)T

DESCRIPTION

The HY5DU12422C(L)T, HY5DU12822C(L)T and HY5DU121622C(L)T are a 536,870,912-bit CMOS Double Data

Rate(DDR) Synchronous DRAM, ideally suited for the main memory applications which requires large memory density

and high bandwidth.

This Hynix 512Mb DDR SDRAMs offer fully synchronous operations referenced to both rising and falling edges of the

clock. While all addresses and control inputs are latched on the rising edges of the CK (falling edges of the /CK), Data,

Data strobes and Write data masks inputs are sampled on both rising and falling edges of it. The data paths are inter-

nally pipelined and 2-bit prefetched to achieve very high bandwidth. All input and output voltage levels are compatible

with SSTL_2.

FEATURES

•

, V

DDQ

= 2.5V

0.2V for DDR200, 266, 333

, V

DDQ

= 2.6V

0.1V for DDR400

All inputs and outputs are compatible with SSTL_2

interface

Fully differential clock inputs (CK, /CK) operation

Double data rate interface

Source synchronous - data transaction aligned to

bidirectional data strobe (DQS)

x16 device has two bytewide data strobes (UDQS,

LDQS) per each x8 I/O

Data outputs on DQS edges when read (edged DQ)

Data inputs on DQS centers when write (centered

DQ)

On chip DLL align DQ and DQS transition with CK

transition

DM mask write data-in at the both rising and falling

edges of the data strobe

•

All addresses and control inputs except data, data

strobes and data masks latched on the rising edges

of the clock

Programmable CAS latency 2/2.5 (DDR200, 266,

333) and 3 (DDR400) supported

Programmable burst length 2 / 4 / 8 with both

sequential and interleave mode

Internal four bank operations with single pulsed

/RAS

Auto refresh and self refresh supported

tRAS lock out function supported

8192 refresh cycles / 64ms

JEDEC standard 400mil 66pin TSOP-II with 0.65mm

pin pitch

Full and Half strength driver option controlled by

EMRS

•

ORDERING INFORMATION

Part No.

HY5DU12422C(L)T-X*

HY5DU12822C(L)T-X*

HY5DU121622C(L)T-X*

* X means speed grade

Configuration

128M x 4

64M x 8

32M x 16

Package

400mil

66pin

TSOP-II

OPERATING FREQUENCY

Grade

-D43

-J

-K

-H

-L

Clock Rate

200MHz@CL3

133MHz@CL2

100MHz@CL2

166MHz@CL2.5

133MHz@CL2.5

Remark

(CL-tRCD-tRP)

DDR400B (3-3-3)

DDR333 (2.5-3-3)

DDR266A (2-3-3)

DDR266B (2.5-3-3)

DDR200 (2-2-2)

100MHz@CL2

Rev. 1.0 / Mar. 2005

HY5DU12822C(L)T

HY5DU121622C(L)T

HY5DU12422C(L)T

PIN CONFIGURATION

VDD

VDDQ

DQ0

VSSQ

VDDQ

DQ1

VSSQ

VDDQ

VDD

/WE

/CAS

/RAS

/CS

BA0

BA1

A10/AP

VDD

DQ0

VDDQ

DQ1

VSSQ

DQ2

VDDQ

DQ3

VSSQ

VDDQ

VDD

/WE

/CAS

/RAS

/CS

BA0

BA1

A10/AP

VDD

x16

VDD

DQ0

VDDQ

DQ1

DQ2

VSSQ

DQ3

DQ4

VDDQ

DQ5

DQ6

VSSQ

DQ7

VDDQ

LDQS

VDD

LDM

/WE

/CAS

/RAS

/CS

BA0

BA1

A10/AP

VDD

x16

VSS

DQ15

VSSQ

DQ14

DQ13

VDDQ

DQ12

DQ11

VSSQ

DQ10

DQ9

VDDQ

DQ8

VSSQ

UDQS

VREF

VSS

UDM

/CK

CKE

A12

A11

VSS

DQ7

VSSQ

DQ6

VDDQ

DQ5

VSSQ

DQ4

VDDQ

VSSQ

DQS

VREF

VSS

/CK

CKE

A12

A11

VSS

VSSQ

DQ3

VDDQ

VSSQ

DQ2

VDDQ

VSSQ

DQS

VREF

VSS

/CK

CKE

A12

A11

VSS

400mil X 875mil

66pin TSOP -II

0.65mm pin pitch

ROW AND COLUMN ADDRESS TABLE

ITEMS

Organization

Row Address

Column Address

Bank Address

Auto Precharge Flag

Refresh

128Mx4

32M x 4 x 4banks

A0 - A12

A0-A9, A11, A12

BA0, BA1

A10

64Mx8

16M x 8 x 4banks

A0 - A12

A0-A9, A11

BA0, BA1

A10

32Mx16

8M x 16 x 4banks

A0 - A12

A0-A9

BA0, BA1

A10

Rev. 1.0 / Mar. 2005

HY5DU12822C(L)T

HY5DU121622C(L)T

HY5DU12422C(L)T

PIN DESCRIPTION

CK, /CK

TYPE

Input

DESCRIPTION

Clock: CK and /CK are differential clock inputs. All address and control input signals are

sampled on the crossing of the positive edge of CK and negative edge of /CK. Output

(read) data is referenced to the crossings of CK and /CK (both directions of crossing).

Clock Enable: CKE HIGH activates, and CKE LOW deactivates internal clock signals, and

device input buffers and output drivers. Taking CKE LOW provides PRECHARGE POWER

DOWN and SELF REFRESH operation (all banks idle), or ACTIVE POWER DOWN (row

ACTIVE in any bank). CKE is synchronous for POWER DOWN entry and exit, and for SELF

REFRESH entry. CKE is asynchronous for SELF REFRESH exit, and for output disable. CKE

must be maintained high throughout READ and WRITE accesses. Input buffers, excluding

CK, /CK and CKE are disabled during POWER DOWN. Input buffers, excluding CKE are

disabled during SELF REFRESH. CKE is an SSTL_2 input, but will detect an LVCMOS LOW

level after VDD is applied.

Chip Select: Enables or disables all inputs except CK, /CK, CKE, DQS and DM. All com-

mands are masked when CS is registered high. CS provides for external bank selection on

systems with multiple banks. CS is considered part of the command code.

Bank Address Inputs: BA0 and BA1 define to which bank an ACTIVE, Read, Write or PRE-

CHARGE command is being applied.

Address Inputs: Provide the row address for ACTIVE commands, and the column address

and AUTO PRECHARGE bit for READ/WRITE commands, to select one location out of the

memory array in the respective bank. A10 is sampled during a precharge command to

determine whether the PRECHARGE applies to one bank (A10 LOW) or all banks (A10

HIGH). If only one bank is to be precharged, the bank is selected by BA0, BA1. The

address inputs also provide the op code during a MODE REGISTER SET command. BA0

and BA1 define which mode register is loaded during the MODE REGISTER SET command

(MRS or EMRS).

Command Inputs: /RAS, /CAS and /WE (along with /CS) define the command being

entered.

Input Data Mask: DM is an input mask signal for write data. Input data is masked when

DM is sampled HIGH along with that input data during a WRITE access. DM is sampled

on both edges of DQS. Although DM pins are input only, the DM loading matches the DQ

and DQS loading. For the x16, LDM corresponds to the data on DQ0-Q7; UDM corre-

sponds to the data on DQ8-Q15.

Data Strobe: Output with read data, input with write data. Edge aligned with read data,

centered in write data. Used to capture write data. For the x16, LDQS corresponds to the

data on DQ0-Q7; UDQS corresponds to the data on DQ8-Q15.

Data input / output pin: Data bus

Power supply for internal circuits and input buffers.

Power supply for output buffers for noise immunity.

Reference voltage for inputs for SSTL interface.

No connection.

CKE

Input

/CS

Input

BA0, BA1

Input

A0 ~ A12

Input

/RAS, /CAS, /WE

Input

(LDM,UDM)

Input

DQS

(LDQS,UDQS)

DDQ

SSQ

REF

I/O

Supply

Rev. 1.0 / Mar. 2005

More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

HY5DU12422CLT-D43 Related Products

	HY5DU12422CLT-D43	HY5DU121622CLT-D43	HY5DU121622CLT-J	HY5DU121622CLT-K	HY5DU121622CLT-L	HY5DU121622CT-D43	HY5DU121622CT-L	HY5DU12822CLT-H	HY5DU12822CT-J
Description	DDR DRAM, 128MX4, 0.7ns, CMOS, PDSO66	DDR DRAM, 32MX16, 0.7ns, CMOS, PDSO66	DDR DRAM, 32MX16, 0.7ns, CMOS, PDSO66	DDR DRAM, 32MX16, 0.75ns, CMOS, PDSO66	DDR DRAM, 32MX16, 0.75ns, CMOS, PDSO66	DDR DRAM, 32MX16, 0.7ns, CMOS, PDSO66	DDR DRAM, 32MX16, 0.75ns, CMOS, PDSO66	DDR DRAM, 64MX8, 0.75ns, CMOS, PDSO66	DDR DRAM, 64MX8, 0.7ns, CMOS, PDSO66
package instruction	TSSOP, TSSOP66,.46	TSSOP, TSSOP66,.46	TSSOP, TSSOP66,.46	TSSOP, TSSOP66,.46	TSSOP, TSSOP66,.46	TSSOP, TSSOP66,.46	TSSOP, TSSOP66,.46	TSSOP, TSSOP66,.46	TSSOP, TSSOP66,.46
Reach Compliance Code	compliant	compli	compli	compli	compli	compli	compli	compliant	compliant
Maximum access time	0.7 ns	0.7 ns	0.7 ns	0.75 ns	0.75 ns	0.7 ns	0.75 ns	0.75 ns	0.7 ns
Maximum clock frequency (fCLK)	200 MHz	200 MHz	166 MHz	133 MHz	125 MHz	200 MHz	125 MHz	133 MHz	166 MHz
I/O type	COMMON	COMMON	COMMON	COMMON	COMMON	COMMON	COMMON	COMMON	COMMON
interleaved burst length	2,4,8	2,4,8	2,4,8	2,4,8	2,4,8	2,4,8	2,4,8	2,4,8	2,4,8
JESD-30 code	R-PDSO-G66	R-PDSO-G66	R-PDSO-G66	R-PDSO-G66	R-PDSO-G66	R-PDSO-G66	R-PDSO-G66	R-PDSO-G66	R-PDSO-G66
memory density	536870912 bit	536870912 bi	536870912 bi	536870912 bi	536870912 bi	536870912 bi	536870912 bi	536870912 bit	536870912 bit
Memory IC Type	DDR DRAM	DDR DRAM	DDR DRAM	DDR DRAM	DDR DRAM	DDR DRAM	DDR DRAM	DDR DRAM	DDR DRAM
memory width	4	16	16	16	16	16	16	8	8
Number of terminals	66	66	66	66	66	66	66	66	66
word count	134217728 words	33554432 words	33554432 words	33554432 words	33554432 words	33554432 words	33554432 words	67108864 words	67108864 words
character code	128000000	32000000	32000000	32000000	32000000	32000000	32000000	64000000	64000000
Maximum operating temperature	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C
organize	128MX4	32MX16	32MX16	32MX16	32MX16	32MX16	32MX16	64MX8	64MX8
Output characteristics	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	TSSOP	TSSOP	TSSOP	TSSOP	TSSOP	TSSOP	TSSOP	TSSOP	TSSOP
Encapsulate equivalent code	TSSOP66,.46	TSSOP66,.46	TSSOP66,.46	TSSOP66,.46	TSSOP66,.46	TSSOP66,.46	TSSOP66,.46	TSSOP66,.46	TSSOP66,.46
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
power supply	2.6 V	2.6 V	2.5 V	2.5 V	2.5 V	2.6 V	2.5 V	2.5 V	2.5 V
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
refresh cycle	8192	8192	8192	8192	8192	8192	8192	8192	8192
Continuous burst length	2,4,8	2,4,8	2,4,8	2,4,8	2,4,8	2,4,8	2,4,8	2,4,8	2,4,8
Maximum standby current	0.01 A	0.01 A	0.01 A	0.01 A	0.01 A	0.01 A	0.01 A	0.01 A	0.01 A
Nominal supply voltage (Vsup)	2.6 V	2.6 V	2.5 V	2.5 V	2.5 V	2.6 V	2.5 V	2.5 V	2.5 V
surface mount	YES	YES	YES	YES	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING
Terminal pitch	0.635 mm	0.635 mm	0.635 mm	0.635 mm	0.635 mm	0.635 mm	0.635 mm	0.635 mm	0.635 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
Maker	SK Hynix	SK Hynix	SK Hynix	SK Hynix	SK Hynix	SK Hynix	SK Hynix	-	-

Recommended Resources

Resistor and Capacitor (LC) Circuit Diagram

Basic circuit of proportional frequency discriminator

Dual limit detector circuit diagram

220V AC mains directly drives small relay circuit_3

400MHz oscillation circuit

1.25~160V adjustable integrated regulated power supply

Some thoughts on learning uCOS II on lm3s: I recently started to learn uCOS task management on lm3s . I encountered some problems and gained some experience, so I would like to share it with you! ! I started to enable the three pwm modules of ...; 熊猫 Microcontroller MCU

s3c2440 js28f320j3d75 Nor flash problem: Booted from Nor flash , and then moved the code to 0x30000000. I want to read the device ID, but I can't read it. I use the normal command method. However, from the openjtag simulation, the data read ...; fwomendeaif ARM Technology

Have you ever used an op amp as a comparator?: Many people occasionally use an op amp as a comparator. Generally this works when you just need a simple comparator and you have a "spare" op amp in a quad op amp package. The phase compensation requi...; maylove Analogue and Mixed Signal

[Mil MYB-YT507 development board trial experience] Install pyecharts module: I am going to make a webpage to display the CPU and memory usage of the development board online, and I need to use the pyecharts module. However, when installing the pyecharts module, an error messag...; lugl4313820 Domestic Chip Exchange

MediaTek launches the largest recruitment in history, with annual salary of more than 345,000 for graduates with master's degree: Source: IT Home According to Taiwan’s Economic Daily, Taiwan’s leading IC design company MediaTek announced yesterday that it has launched the largest recruitment in the group’s history in response to...; eric_wang Talking about work

Photoelectric switch: I would like to ask you experts, why can diffuse reflection photoelectric switches separate glass and plastic? What is the specific principle? How do they separate them?...; 王呀小呀曼 Talking

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components