BU-64863FC-300Q datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> BU-64863FC-300Q

BU-64863FC-300Q: DescriptionMil-Std-1553 Controller, CMOS; CategoryThe embedded processor and controller Microcontrollers and processors; File Size2MB，98 Pages; ManufacturerData Device Corporation

Download Datasheet Parametric View All

BU-64863FC-300Q Overview

Mil-Std-1553 Controller, CMOS

BU-64863FC-300Q Parametric

Parameter Name	Attribute value
Maker	Data Device Corporation
package instruction	QFF,
Reach Compliance Code	compliant
Other features	LG-MAX; WD-MAX, ALSO SUPPORTS MIL-STD-1553A
Address bus width	16
boundary scan	NO
letter of agreement	MIL-STD-1553B
Data encoding/decoding methods	BIPH-LEVEL(MANCHESTER)
Maximum data transfer rate	0.125 MBps
External data bus width	16
JESD-30 code	S-CQFP-F80
length	22.606 mm
low power mode	YES
Number of serial I/Os	2
Number of terminals	80
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	QFF
Package shape	SQUARE
Package form	FLATPACK
Maximum seat height	3.302 mm
Maximum supply voltage	3.6 V
Minimum supply voltage	3 V
Nominal supply voltage	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	FLAT
Terminal pitch	1.016 mm
Terminal location	QUAD
width	22.606 mm
uPs/uCs/peripheral integrated circuit type	SERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553

Preview

Download Datasheet

View All

Make sure the next

Card you purchase

has...

BU-6474X/6484X/6486X

MINI-ACE

MARK3/MICRO-ACE

*-TE

FEATURES

•

Fully Integrated 3.3 or 5.0 Volt, 1553

A/B Notice 2 Terminal

•

World’s First all 3.3 Volt Terminal

•

Transceiver Power-Down Options

•

World’s Smallest CQFP MIL-STD-1553

Device

•

80-pin Ceramic Flat/Gull Wing

Package or 324-Ball BGA Package

•

Enhanced Mini-ACE Architecture

•

Multiple Configurations:

- RT-only, 4K RAM

- BC/RT/Monitor, 4K RAM

DESCRIPTION

The Mini-ACE Mark3 and Micro-ACE-TE are the world's first MIL-STD-1553

terminals which can be powered entirely by +3.3 volts, thus eliminating the

need for a +5 volt power supply. With a package body of 0.880 inches square

and a gull wing "toe-to-toe" dimension of 1.110 inches, the Mini-ACE Mark3

is the industry's smallest ceramic gull-lead 1553 terminal. At 0.815 inches

square, the Micro-ACE-TE (BGA package) provides the smallest industry

footprint, enabling its use in applications where PC board space is at a pre-

mium.

These devices integrate dual 3.3 or 5 volt transceivers, 3.3 or 5.0 volt protocol

logic, and either 4K or 64K words of internal RAM. The architecture is identi-

cal to that of the Enhanced Mini-ACE, and most features are functionally and

software compatible with the previous Mini-ACE (Plus) and ACE genera-

tions.

A salient feature of the Mini-ACE Mark3 and Micro-ACE-TE is the advanced

bus controller architecture. This provides methods to control message sched-

uling, the means to minimize host overhead for asynchronous message

insertion, facilitate bulk data transfers and double buffering, and support

various message retry and bus switching strategies.

The remote terminal architecture provides flexibility in meeting all common

MIL-STD-1553 protocols. The choice of RT data buffering and interrupt

options provides robust support for synchronous and asynchronous messag-

ing, while ensuring data sample consistency and supporting bulk data trans-

fers. The monitor mode provides true message monitoring, and supports fil-

tering on an RT address/T-R bit/subaddress basis.

The Mini-ACE Mark3 and Micro-ACE-TE incorporate fully autonomous built-

in self-tests of internal protocol logic and RAM. The terminals provide

the

same flexibility in host interface configurations as the ACE/Mini-ACE, along

with a reduction in the host processor's worst case holdoff time.

- BC/RT/Monitor, 64K RAM

•

Supports 1553A/B Notice 2, McAir,

STANAG 3838 Protocols

•

MIL-STD-1553, McAir, and MIL-

STD-1760 Transceiver Options

•

Highly Flexible Host Side Interface

•

Compatible With Mini-ACE and ACE

Generations

•

Highly Autonomous BC with Built-In

Message Sequence Controller

•

Choice of Single, Double, and

Circular RT Buffering Options

•

Selective Message Monitor

•

Comprehensive Built-In Self-Test

•

Choice Of 10, 12, 16, or 20 MHz Clock

Inputs

•

Software Libraries and Drivers

available for Windows® 9x/2000/XP,

Windows NT®, VxWorks® and Linux

•

Available with Full Military

Temperature Range and Screening

FOR MORE INFORMATION CONTACT:

Technical

INFORMATION CONTACT:

FOR MORE

Support:

1-800-DDC-5757 ext. 7771

Technical Support:

1-800-DDC-5757 ext. 7771

Data Device Corporation

105 Wilbur Place

Bohemia, New York 11716

631-567-5600 Fax: 631-567-7358

www.ddc-web.com

subject to one or more patents pending.

All trademarks are the property of their respective owners.

The technology used in DDC’s Micro-ACE series of products may be

Recommended Resources

High efficiency LED driver circuit diagram

Ucc283, Ucc383 adjustable output circuit diagram

Combustible gas alarm circuit

Voltage-frequency converter integrated circuit diagram AD564

Frequency measurement circuit

Multi-channel phase shift signal generator circuit

Commemorating the 40th Anniversary of Chairman Mao's Death: [i=s] This post was last posted by dontium on 2016-9-9 16:36 Edit [/i] [b][size=5]40 years have passed in a blink of an eye. Looking at the changes in the world, only Chairman Mao can truly lead China...; dontium Talking

Problems with bootstrapping full-bridge circuits (optocoupler driving four MOSFETs): The schematic diagram is as shown above. It is a little small and ugly, please bear with me. It adopts the bootstrap drive method, and uses four HCPL-3120 optocouplers to drive four MOSFETs (IRFP460) ...; Lsonhealth Power technology

How does FPGA implement Hilbert transform?: I AD the beat echo signal of LFMCW radar and want to convert it into two IQ signals with a phase difference of 90°. Since the beat signal contains a frequency that is not single, I don't know how to u...; 小二红 FPGA/CPLD

Ten ways for women to become "loved by men": Ten ways for women to cultivate "love from men" Women don't have to be beautiful, but they must live beautifully; women don't have to be born smart, but they must develop intelligence; women don't hav...; 花的世界 Talking

Detailed analysis of static in C language: I googled nearly three pages about static in C language, but found that there is very little information available. Some of them are long and incomprehensible, or they skip a few words at the key poin...; Aguilera DSP and ARM Processors

【Design Tools】Virtex-5 PCIE to DVI reference routine: DEMO is based on Virtex-5 LX110T to achieve PCIE to DVI conversion. After processing the input image, it is output ....; GONGHCU FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components