329F.12-10-2000 datasheet, PDF

Datasheet> All Categories > Passive components> capacitor> 329F.12-10-2000

329F.12-10-2000: DescriptionFilm Capacitor, Polypropylene, 2000V, 10% +Tol, 10% -Tol, 0.12uF, Chassis Mount, RADIAL LEADED; CategoryPassive components capacitor; File Size128KB，5 Pages; ManufacturerASC Capacitors; Environmental Compliance

Download Datasheet Parametric View All

329F.12-10-2000 Overview

Film Capacitor, Polypropylene, 2000V, 10% +Tol, 10% -Tol, 0.12uF, Chassis Mount, RADIAL LEADED

329F.12-10-2000 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	ASC Capacitors
package instruction	,
Reach Compliance Code	compliant
ECCN code	EAR99
capacitance	0.12 µF
Capacitor type	FILM CAPACITOR
dielectric materials	POLYPROPYLENE
JESD-609 code	e3
Installation features	CHASSIS MOUNT
negative tolerance	10%
Number of terminals	2
Maximum operating temperature	105 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
method of packing	TAPE
positive tolerance	10%
Rated (AC) voltage (URac)	550 V
Rated (DC) voltage (URdc)	2000 V
surface mount	NO
Terminal surface	Tin (Sn)
Terminal shape	LUG

Preview

Download Datasheet

View All

METALLIZED POLYPROPYLENE/FOIL HYBRID

TAPE WRAP AND EPOXY FILL CASE

329

PAGE 1 OF 5

600VDC/250VAC/800V

PEAK

CAP

(MFD)

0.22

0.27

0.33

0.39

0.47

0.56

0.68

0.82

1.00

1.20

1.50

1.75

2.00

2.20

2.50

T MAX

0.550"

(14.0mm)

0.600"

(15.2mm)

0.650"

(16.5mm)

0.700"

(17.8mm)

0.750"

(19.1mm)

0.850"

(21.6mm)

0.950"

(24.1mm)

1.000"

(25.4mm)

1.100"

(27.9mm)

1.150"

(29.2mm)

1.250"

(31.8mm)

1.350"

(34.3mm)

1.350"

(34.3mm)

1.400"

(35.6mm)

1.600"

(40.6mm)

H MAX

1.050"

(26.7mm)

1.050"

(26.7mm)

1.050"

(26.7mm)

1.050"

(26.7mm)

1.400"

(35.6mm)

1.400"

(35.6mm)

1.400"

(35.6mm)

1.400"

(35.6mm)

1.400"

(35.6mm)

1.800"

(45.7mm)

1.800"

(45.7mm)

1.800"

(45.7mm)

2.200"

(55.9mm)

2.200"

(55.9mm)

2.200"

(55.9mm)

I peak

(A)

230

280

350

410

500

590

720

860

1050

1260

1580

1840

2110

2320

2630

ESR

(mΩ)

6.2

5.4

4.7

4.2

3.8

3.5

3.1

3.0

2.7

2.5

2.3

2.2

2.1

* SEE "RATED VOLTAGE"

SECTION ON PAGE 5 FOR

DETAILS AND CONDITIONS

REGARDING VOLTAGE

RATINGS AT TOP OF

TABLE.

Phone: (308) 284-3611

Fax: (308) 284-8324

301 WEST O STREET

•

OGALLALA, NE 69153

e-mail: sales@ascapacitor.com

web: www.ascapacitor.com

Recommended Resources

Overview of Analog System Pitfalls in Digital Systems Processing

Balanced constant current output circuit with good balance and wide current selection range

OTL circuit with bootstrap circuit added

Sensor equivalent circuit diagram

DC-DC converter circuit diagram composed of LT1072

30～20000Hz square wave and triangle wave oscillator

TI engineers teach you how to choose the right power IC: Choosing the right integrated circuit (IC) for a power supply may seem like a piece of cake on the surface. However, this task has become increasingly complex with the introduction of consumer electro...; tiankai001 Analogue and Mixed Signal

MOSFET switching voltage Vgs: As the title says, which parameter in the MOSFET manual can tell me the Vgs voltage when it is fully turned on as a switch? My colleague told me that by default, 12V can fully open most of the NMOS. I...; 平漂流 Analog electronics

Step by step into the LabVIEW programming architecture: 1. Design Patterns [align=left]l For more complex projects, before writing specific code, you must first build a system architecture. The system architecture is the code embodiment of the flow chart. ...; ld056k Analog electronics

Take a look: What a 5000-foot keyboard looks like: ...; 小娜 Mobile and portable

A more detailed introduction to the digital backend process: Digital backend processes 1. Data preparation. For CDN's Silicon Ensemble, the data required for back-end design mainly include the library files of standard cells, macro cells and I/O Pads provided b...; ruopu PCB Design

Application of Verilog HDL Language in FPGA/CPLD Development: [b]Abstract[/b]: Through design examples, the method of using Verilog HDL language to develop FPGA/CPLD is introduced in detail, and the superiority of using Verilog HDL language is shown by comparing...; songrisi FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components