EEWORLDEEWORLDEEWORLD

Part Number

Search

B43231E9227M000

Description
Aluminum Electrolytic Capacitor, Non-polarized, Aluminum (wet), 400V, 20% +Tol, 20% -Tol, 220uF, Through Hole Mount, RADIAL LEADED, ROHS COMPLIANT
CategoryPassive components    capacitor   
File Size941KB,23 Pages
ManufacturerTDK Corporation
Websitehttp://www.tdk.com
Environmental Compliance
Download Datasheet Parametric View All

B43231E9227M000 Online Shopping

Suppliers Part Number Price MOQ In stock  
B43231E9227M000 - - View Buy Now

B43231E9227M000 Overview

Aluminum Electrolytic Capacitor, Non-polarized, Aluminum (wet), 400V, 20% +Tol, 20% -Tol, 220uF, Through Hole Mount, RADIAL LEADED, ROHS COMPLIANT

B43231E9227M000 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerTDK Corporation
package instruction,
Reach Compliance Codecompliant
capacitance220 µF
Capacitor typeALUMINUM ELECTROLYTIC CAPACITOR
diameter22 mm
dielectric materialsALUMINUM (WET)
leakage current1.76 mA
length45 mm
Manufacturer's serial numberB43231
Installation featuresTHROUGH HOLE MOUNT
negative tolerance20%
Number of terminals2
Maximum operating temperature85 °C
Minimum operating temperature-25 °C
Package shapeCYLINDRICAL PACKAGE
Package formQuick Connect
method of packingBulk
polarityNON-POLARIZED
positive tolerance20%
Rated (DC) voltage (URdc)400 V
ripple current1350 mA
seriesB43231
surface mountNO
Delta tangent0.15
Terminal shapeSNAP-IN
Aluminum electrolytic capacitors
Alu-X product lines
Snap-in capacitors
Series/Type:
Date:
Data Sheet
B41231, B43231
April 2008
©
EPCOS AG 2008. Reproduction, publication and dissemination of this publication and the infor-
mation contained therein without EPCOS’ prior express consent is prohibited.
Difference between sysPhysMemDesc[] and sysStaticTlbDesc[] in BSP
When booting, the sysPhysMemDesc[] array is used to map virtual memory to physical memory. So why is it necessary to map the Effective address of sysStaticTlbDesc[] to the Real address? ?...
chinatonglian Embedded System
Do you know the eight important knowledge points of FPGA design?
1. Balance and exchange between area and speed The area here refers to the amount of logic resources consumed by a design in the FPGA/CPLD . For FPGA, it can be measured by the consumed FF (flip-flop)...
xyd18025265652 FPGA/CPLD
(Beautiful large picture) Participate in TI's early August seminar and receive a C2000 development board
Participate in TI's seminar in early August and receive a C2000 development board. Event details: https://bbs.eeworld.com.cn/thread-111179-1-1.htmlThe board first arrived at my friend's place and is n...
EEWORLD社区 MCU
Find a job!
Six years of WinCE development experience, all based on arm architecture. Two years of network development and socket programming under winCE, two years of WinCE mobile phone development, ril part, tw...
zyc002002 Embedded System
[Xilinx Technical Q&A] Frequency of back-end placement and routing
Q: How do you determine the highest operating frequency of the system before back-end layout and routing? Is it a gradual increase or is there a calculation formula? After synthesis? The integrated ST...
eeleader FPGA/CPLD
Analysis of the Principle of Radio Frequency Identification Technology
[i] Radio frequency identification (RFID) technology has the characteristics of non-contact, fast reading speed and no wear compared to traditional magnetic card and IC card technology. It has develop...
songbo RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2503  1591  1853  2528  1381  51  33  38  28  41 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号