EEWORLDEEWORLDEEWORLD

Part Number

Search

AP9620GM-HF_14

Description
Low On Resistance
File Size65KB,6 Pages
ManufacturerAPEC
Download Datasheet View All

AP9620GM-HF_14 Overview

Low On Resistance

AP9620GM-HF
Halogen-Free Product
Advanced Power
Electronics Corp.
Low On Resistance
Capable of 2.5V Drive
Fast Switching
RoHS Compliant
SO-8
S
D
D
D
D
P-CHANNEL ENHANCEMENT MODE
POWER MOSFET
BV
DSS
R
DS(ON)
G
S
S
-20V
20mΩ
-9.5A
I
D
Description
Advanced Power MOSFETs from APEC provide the
designer with
the best combination of fast switching,
ruggedized device design,
low on-resistance and cost-effectiveness.
The SO-8 package is widely preferred for all commercial-industrial
surface mount applications and suited for low voltage applications
such as DC/DC converters.
D
G
S
Absolute Maximum Ratings
Symbol
V
DS
V
GS
I
D
@T
A
=25℃
I
D
@T
A
=70℃
I
DM
P
D
@T
A
=25℃
T
STG
T
J
Parameter
Drain-Source Voltage
Gate-Source Voltage
Continuous Drain Current
3
Continuous Drain Current
3
Pulsed Drain Current
1
Total Power Dissipation
Linear Derating Factor
Storage Temperature Range
Operating Junction Temperature Range
Rating
-20
±8
-9.5
-7.6
-76
2.5
0.02
-55 to 150
-55 to 150
Units
V
V
A
A
A
W
W/℃
Thermal Data
Symbol
Rthj-amb
Parameter
Maximum Thermal Resistance, Junction-ambient
3
Value
50
Unit
℃/W
Data and specifications subject to change without notice
1
200805061
6657Statically configure serial port general interrupt in sys/bios
[i=s] This post was last edited by niguangyixia on 2018-12-5 10:41[/i] [font="][size=14px]Help needed:[/size][/font] [font="][size=14px]The serial port interrupts of routine 6657 have been adjusted by...
niguangyixia DSP and ARM Processors
Signals crossing two clock domains
A signal to another clock domainLet's say a signal from clkA domain is needed in clkB domain. It needs to be "synchronized" to clkB domain, so we want to build a "synchronizer" design, which takes a s...
eeleader FPGA/CPLD
ALTERA DDR2 IP customization problem (local_init_done)
I used CYCLONEIII chip, customized DDR2 IP core, and then used SINALTAP to capture signals directly. I found that the reason for the failure to read and write was that local_init_done was always low, ...
zht24kobe FPGA/CPLD
Cyclone V official Chinese data sheet collection
[i=s]This post was last edited by eXiaoqiang2013 on 2015-11-29 22:58[/i] [color=#999999]Cyclone V Series Chinese Datasheet, official Chinese datasheet collection, with bookmarks. Contains three volume...
e小强2013 FPGA/CPLD
"Design and Application Examples of Single Chip Microcomputer Fuzzy Control System"
The knowledge of "Design and Application Examples of Single-Chip Microcomputer Fuzzy Control Systems" will never be out of date. Let's make progress together. Come on!...
cuizhihao MCU
Optical access network GPON is becoming more and more dynamic
In the field of optical access network, whether to use EPON technology or GPON technology has become the focus of discussion in the industry. In fact, there is no question of which technology is bette...
liudong2008lldd RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1987  2583  913  957  1115  41  53  19  20  23 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号