2VH22/1AMD5 datasheet, PDF - EEWORLD Datasheet

2VH22/1AMD5: DescriptionCard Edge Connector, 44 Contact(s), 2 Row(s), Straight, 0.156 inch Pitch, Wire Wrap Terminal, Hole .125-.137, Green Insulator, Receptacle; CategoryThe connector The connector; File Size409KB，4 Pages; ManufacturerEaton

Download Datasheet Parametric View All

2VH22/1AMD5 Overview

Card Edge Connector, 44 Contact(s), 2 Row(s), Straight, 0.156 inch Pitch, Wire Wrap Terminal, Hole .125-.137, Green Insulator, Receptacle

Parameter Name	Attribute value
Maker	Eaton
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	NONE
body width	0.39 inch
subject depth	0.61 inch
body length	4.348 inch
Body/casing type	RECEPTACLE
Connector type	CARD EDGE CONNECTOR
Contact to complete cooperation	AU ON NI
Contact material	COPPER ALLOY
contact mode	RECTANGULAR
Contact resistance	10 mΩ
Contact style	BELLOWED TYPE
Dielectric withstand voltage	1800VAC V
maximum insertion force	2.78 N
Insulation resistance	5000000000 Ω
Insulator color	GREEN
insulator material	DIALLYL PHTHALATE
MIL compliance	YES
Manufacturer's serial number	AMD
Plug contact pitch	0.156 inch
Installation option 1	HOLE .125-.137
Installation option 2	OFFSET
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	5.08 mm
Plating thickness	30u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	MIL-C-21097
Terminal length	0.57 inch
Terminal pitch	3.9624 mm
Termination type	WIRE WRAP
Total number of contacts	44
Evacuation force-minimum value	.278 N

Is there a better protection circuit?: Does anyone know if there is a better protection circuit for the reverse voltage of the load transformer in the AC circuit controlled by SCR? Let's discuss it together, hehe...; buyi Power technology

Learn FPGA from Teacher Xia (11) Verilog module writing and verification: [flash]http://www.tudou.com/v/uOpgFHDO3B0/v.swf[/flash]...; soso FPGA/CPLD

Altera Reference Design - 10Gbps Ethernet Loopback Reference Design: The Altera Stratix IIGX 10 Gigabit Ethernet (10GbE) loopback reference design provides a sample design that demonstrates wire-speed operation of the 10GbE reference design described in AN516:10-Gbps E...; xiaoxin1 FPGA/CPLD

dsp related AD sampling: How to turn off the interrupt of AD sampling in dsp?...; lsy5680988 DSP and ARM Processors

Challenges in Nanoelectrical Measurements: Before researchers can attempt to make sensitive measurements, they must also understand some of the challenges of nanoelectrical measurements. These challenges include:Basic principles of measurement...; Jack_ma Test/Measurement

Is the latest generation of ARM CPU Cortex? I want to learn more.: The "MCU New Trends - Cortex M0/M3/M4 Industry Application Theme Seminar"and the second "Embedded and Internet of Things" theme forum of China Embedded System Industry Associationare initiated by Chin...; tope Industrial Control Electronics

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components