Features
•
Serial Peripheral Interface (SPI) Compatible
•
Supports SPI Modes 0 (0,0) and 3 (1,1)
•
Low-voltage and Standard-voltage Operation
– 2.7 (V
CC
= 2.7V to 5.5V)
•
3.0 MHz Clock Rate (5V)
•
8-byte Page Mode
•
Block Write Protection
•
•
•
•
•
– Protect 1/4, 1/2, or Entire Array
Write Protect (WP) Pin and Write Disable Instructions for
Both Hardware and Software Data Protection
Self-timed Write Cycle (10 ms max)
High Reliability
– Endurance: One Million Write Cycles
– Data Retention: 100 Years
Automotive Grade, Extended Temperature and Lead-Free Devices Available
8-lead PDIP, 8-lead JEDEC SOIC, 8-lead MAP and 8-lead TAP Packages
SPI Serial
EEPROMs
1K (128 x 8)
2K (256 x 8)
4K (512 x 8)
Description
The AT25010/020/040 provides 1024/2048/4096 bits of serial electrically erasable
programmable read only memory (EEPROM) organized as 128/256/512 words of 8
bits each. The device is optimized for use in many industrial and commercial applica-
tions where low-power and low voltage operation are essential. The AT25010/020/040
is available in space saving 8-lead PDIP, 8-lead JEDEC SOIC, 8-lead MAP and 8-lead
TAP packages.
The AT25010/020/040 is enabled through the Chip Select pin (CS) and accessed via a
3-wire interface consisting of Serial Data Input (SI), Serial Data Output (SO), and
Serial Clock (SCK). All programming cycles are completely self-timed, and no sepa-
rate ERASE cycle is required before WRITE.
BLOCK WRITE protection is enabled by programming the status register with one of
four blocks of write protection. Separate program enable and program disable instruc-
tions are provided for additional data protection. Hardware data protection is provided
via the WP pin to protect against inadvertent write attempts. The HOLD pin may be
used to suspend any serial communication without resetting the serial sequence.
AT25010
AT25020
AT25040
Pin Configurations
Pin Name
CS
SCK
SI
SO
GND
VCC
WP
HOLD
Function
Chip Select
Serial Data Clock
Serial Data Input
Serial Data Output
Ground
Power Supply
Write Protect
Suspends Serial Input
CS
SO
WP
GND
CS
SO
WP
GND
8-lead PDIP
1
2
3
4
8
7
6
5
VCC
HOLD
SCK
SI
8-lead SOIC
1
2
3
4
8
7
6
5
VCC
HOLD
SCK
SI
8-lead MAP/TAP
VCC
HOLD
SCK
SI
8
7
6
5
1
2
3
4
CS
SO
WP
GND
Bottom View
Rev. 0606K–SEEPR–01/03
1
Absolute Maximum Ratings*
Operating Temperature................................. -55°C to + 125°C
Storage Temperature .................................... -65°C to + 150°C
Voltage on Any Pin
with Respect to Ground ....................................-1.0V to + 7.0V
Maximum Operating Voltage .......................................... 6.25V
DC Output Current........................................................ 5.0 mA
*NOTICE:
Stresses beyond those listed under “Absolute
Maximum Ratings” may cause permanent dam-
age to the device. This is a stress rating only and
functional operation of the device at these or any
other conditions beyond those indicated in the
operational sections of this specification is not
implied. Exposure to absolute maximum rating
conditions for extended periods may affect
device reliability.
Block Diagram
2
AT25010/020/040
0606K–SEEPR–01/03
AT25010/020/040
Pin Capacitance
(1)
Applicable over recommended operating range from T
A
= 25°C, f = 1.0 MHz, V
CC
= +5.0V (unless otherwise noted).
Symbol
C
OUT
C
IN
Note:
Test Conditions
Output Capacitance (SO)
Input Capacitance (CS, SCK, SI, WP, HOLD)
1. This parameter is characterized and is not 100% tested.
Max
8
6
Units
pF
pF
Conditions
V
OUT
= 0V
V
IN
= 0V
DC Characteristics
Applicable over recommended operating range from: T
AI
= -40°C to +85°C, V
CC
= +2.7V to +5.5V, T
AE
= -40°C to +125°C,
V
CC
= +2.7V to +5.5V (unless otherwise noted).
Symbol
V
CC1
V
CC2
I
CC1
I
CC2
I
SB1
I
SB2
I
IL
I
OL
V
IL(2)
V
IH(2)
V
OL1
V
OH1
V
OL2
V
OH2
Note:
Parameter
Supply Voltage
Supply Voltage
Supply Current
Supply Current
Standby Current
Standby Current
Input Leakage
Output Leakage
Input Low Voltage
Input High Voltage
Output Low Voltage
Output High Voltage
Output Low Voltage
Output High Voltage
4.5V
≤
V
CC
≤
5.5V
2.7V
≤
V
CC
≤
5.5V
I
OL
= 2.0 mA
I
OH
= -1.0 mA
I
OL
= 0.15 mA
I
OH
= -100 µA
V
CC
- 0.2
V
CC
- 0.8
0.2
V
CC
= 5.0V at 1 MHz, SO = Open, Read
V
CC
= 5.0V at 2 MHz, SO = Open,
Read, Write
V
CC
= 2.7V
V
CC
= 5.0V
V
IN
= 0V to V
CC
V
IN
= 0V to V
CC
, T
AC
= 0°C to 70°C
CS = V
CC
CS = V
CC
-0.6
-0.6
-0.6
V
CC
x 0.7
Test Condition
Min
2.7
4.5
Max
5.5
5.5
3.0
6.0
5
10
3.0
3.0
V
CC
x 0.3
V
CC
+ 0.5
0.4
Units
V
V
mA
mA
µA
µA
µA
µA
V
V
V
V
V
V
1. This parameter is preliminary and Atmel may change the specifications upon further characterization.
2. V
IL
min and V
IH
max are reference only and are not tested.
3
0606K–SEEPR–01/03
AC Characteristics
Applicable over recommended operating range from T
AI
= -40°C to +85°C, T
AE
= -40°C to +125°C, V
CC
= As Specified,
CL = 1 TTL Gate and 100 pF (unless otherwise noted).
Symbol
f
SCK
t
RI
t
FI
t
WH
t
WL
t
CS
t
CSS
t
CSH
t
SU
t
H
t
HD
t
CD
t
V
t
HO
t
LZ
t
HZ
t
DIS
t
WC
Endurance
(1)
Note:
Parameter
SCK Clock Frequency
Input Rise Time
Input Fall Time
SCK High Time
SCK Low Time
CS High Time
CS Setup Time
CS Hold Time
Data In Setup Time
Data In Hold Time
Hold Setup Time
Hold Hold Time
Output Valid
Output Hold Time
Hold to Output Low Z
Hold to Output High Z
Output Disable Time
Write Cycle Time
5.0V, 25°C, Page Mode
Voltage
4.5 - 5.5
2.7 - 5.5
4.5 - 5.5
2.7 - 5.5
4.5 - 5.5
2.7 - 5.5
4.5 - 5.5
2.7 - 5.5
4.5 - 5.5
2.7 - 5.5
4.5 - 5.5
2.7 - 5.5
4.5 - 5.5
2.7 - 5.5
4.5 - 5.5
2.7 - 5.5
4.5 - 5.5
2.7 - 5.5
4.5 - 5.5
2.7 - 5.5
4.5 - 5.5
2.7 - 5.5
4.5 - 5.5
2.7 - 5.5
4.5 - 5.5
2.7 - 5.5
4.5 - 5.5
2.7 - 5.5
4.5 - 5.5
2.7 - 5.5
4.5 - 5.5
2.7 - 5.5
4.5 - 5.5
2.7 - 5.5
4.5 - 5.5
2.7 - 5.5
1M
133
200
133
200
250
250
250
250
250
250
50
50
50
100
100
100
200
200
0
0
0
0
0
0
100
100
100
100
250
500
5
10
133
200
Min
0
0
Max
3.0
2.1
2
2
2
2
Units
MHz
µs
µs
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ms
Write Cycles
1. This parameter is characterized and is not 100% tested.
4
AT25010/020/040
0606K–SEEPR–01/03
AT25010/020/040
Serial Interface
Description
MASTER:
The device that generates the serial clock.
SLAVE:
Because the Serial Clock pin (SCK) is always an input, the AT25010/020/040
always operates as a slave.
TRANSMITTER/RECEIVER:
The AT25010/020/040 has separate pins designated for
data transmission (SO) and reception (SI).
MSB:
The Most Significant Bit (MSB) is the first bit transmitted and received.
SERIAL OP-CODE:
After the device is selected with CS going low, the first byte will be
received. This byte contains the op-code that defines the operations to be performed.
The op-code also contains address bit A8 in both the READ and WRITE instructions.
INVALID OP-CODE:
If an invalid op-code is received, no data will be shifted into the
AT25010/020/040, and the serial output pin (SO) will remain in a high impedance state
un til the falling edge of CS is de tected a gain. This will reinitialize the serial
communication.
CHIP SELECT:
The AT25010/020/040 is selected when the CS pin is low. When the
device is not selected, data will not be accepted via the SI pin, and the serial output pin
(SO) will remain in a high impedance state.
H O LD :
Th e H OLD p in is u se d in co n jun ctio n w it h the C S pin to s e le ct th e
AT25010/020/040. When the device is selected and a serial sequence is underway,
HOLD can be used to pause the serial communication with the master device without
resetting the serial sequence. To pause, the HOLD pin must be brought low while the
SCK pin is low. To resume serial communication, the HOLD pin is brought high while the
SCK pin is low (SCK may still toggle during HOLD). Inputs to the SI pin will be ignored
while the SO pin is in the high impedance state.
WRITE PROTECT:
The write protect pin (WP) will allow normal read/write operations
when held high. When the WP pin is brought low, all write operations are inhibited.
WP going low while CS is still low will interrupt a write to the AT25010/020/040. If the
internal write cycle has already been initiated, WP going low will have no effect on any
write operation.
5
0606K–SEEPR–01/03
京公网安备 11010802033920号
EEWORLD
