531CA67M0000BGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531CA67M0000BGR

531CA67M0000BGR: DescriptionCMOS Output Clock Oscillator, 67MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531CA67M0000BGR Overview

CMOS Output Clock Oscillator, 67MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531CA67M0000BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	67 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Vishay infrared receiver, do you know it?

Temperature control system circuit diagram of IC temperature sensor

Long delay electronic timer circuit

Power frequency 0-5 minute delay circuit diagram

LCD scanning interface conversion VGA interface circuit diagram

Practical and simple automatic battery charger circuit

Smart Bluetooth Watch Oneda-Watch-2 Design Information Sharing: [color=rgb(51, 51, 51)][backcolor=rgb(247, 247, 247)][font=微软雅黑, Tahoma,]Oneda-Watch-2 smart watch adopts MediaTek[/font][/backcolor][/color]MTK6260[color=rgb(51, 51, 51)][backcolor=rgb(247, 247, 247)...; cardin6 Creative Market

C2000 boot to RAM boot mode: Boot to RAM, that is, jump to the RAM at 0x000000 to start executing instructions, mainly for the simulation mode of loading the program in RAM; the other is boot to Flash, which jumps to 0x3F7FF6 to ...; Aguilera Microcontroller MCU

Verilog HDL program error problem: module paobiao ( msh,msl,sh,sl,mh,ml,clk,clr,pause); output [3:0]msh,msl,sh,sl,mh,ml; input clk,clr,pause; reg [3:0]msh,msl,sh,sl,mh,ml ; reg cn1 , cn2 ; // cn1 is the carry from the hundredth of a se...; eeleader FPGA/CPLD

GD32E231 DIY Part 2: Install and debug environment and create a new project: [i=s]This post was last edited by Li Baiyi on 2019-5-17 11:50[/i] Prepare the installation files: 1. MDK525.EXE; 2. GigaDevice.GD32E23x_DFP.1.0.0.pack; Next, the next step will install it. Create a ne...; 李百仪 GD32 MCU

The wonderful use of the C language keyword static: Why do we say static is wonderful? It is indeed wonderful. In the process of software development or single-chip microcomputer development, people always think that static is a static variable. If you...; fish001 Microcontroller MCU

What is the difference between switching power supplies, digital power supplies, and analog power supplies?: The premise of choosing a suitable power module is to first understand the various power supplies and their differences. Next, we will make a simple distinction between several common power modules, s...; 石榴姐 RF/Wirelessly

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components