Am29F004B
Data Sheet
July 2003
The following document specifies Spansion memory products that are now offered by both Advanced
Micro Devices and Fujitsu. Although the document is marked with the name of the company that orig-
inally developed the specification, these products will be offered to customers of both AMD and
Fujitsu.
Continuity of Specifications
There is no change to this datasheet as a result of offering the device as a Spansion product. Any
changes that have been made are the result of normal datasheet improvement and are noted in the
document revision summary, where supported. Future routine revisions will occur when appropriate,
and changes will be noted in a revision summary.
Continuity of Ordering Part Numbers
AMD and Fujitsu continue to support existing part numbers beginning with “Am” and “MBM”. To order
these products, please use only the Ordering Part Numbers listed in this document.
For More Information
Please contact your local AMD or Fujitsu sales office for additional information about Spansion
memory solutions.
Publication Number
Am29F004B
Revision
E
Amendment
2
Issue Date
July 29, 2005
THIS PAGE LEFT INTENTIONALLY BLANK.
Am29F004B
4 Megabit (512 K x 8-Bit)
CMOS 5.0 Volt-only Boot Sector Flash Memory
DISTINCTIVE CHARACTERISTICS
5.0 Volt single power supply operation
— Minimizes system-level power requirements
High performance
— Access times as fast as 70 ns
Manufactured on 0.32 µm process technology
Ultra low power consumption (typical values at
5 MHz)
— 20 mA typical active read current
— 30 mA typical program/erase current
— 1 µA typical standby mode current
Flexible sector architecture
— One 16 Kbyte, two 8 Kbyte, one 32 Kbyte, and
seven 64 Kbyte sectors
— Supports full chip erase
— Sector Protection features:
A hardware method of locking a sector to
prevent any program or erase operations within
that sector
Sectors can be locked in-system or via
programming equipment
Temporary Sector Unprotect feature allows code
changes in previously locked sectors
Top or bottom boot block configurations available
Minimum 1,000,000 write cycle guarantee per
sector
Package option
— 32-pin PLCC
Compatible with JEDEC standards
— Pinout and software compatible with single-
power supply Flash
— Superior inadvertent write protection
Embedded Algorithms
— Embedded Erase algorithm automatically
preprograms and erases the entire chip or any
combination of designated sectors
— Embedded Program algorithm automatically
writes and verifies data at specified addresses
Erase Suspend/Erase Resume
— Suspends an erase operation to read data from,
or program data to, a sector that is not being
erased, then resumes the erase operation
Data# Polling and toggle bits
— Provides a software method of detecting
program or erase operation completion
20-year data retention at 125°C
This document contains information on a product under development at Advanced Micro Devices. The information
is intended to help you evaluate this product. AMD reserves the right to change or discontinue work on this proposed
product without notice. 8/5/05This document contains information on a product under development at Advanced
Micro Devices. The information is intended to help you evaluate this product. AMD reserves the right to change or
Publication#
22286
Rev:
E
Amendment/2
Issue Date:
July 29, 2005
A D V A N C E
I N F O R M A T I O N
GENERAL DESCRIPTION
The Am29F004B is a 4 Mbit, 5.0 volt-only Flash memory
device organized as 524,288 bytes. The data appears on
DQ0–DQ7. The device is offered in a 32-pin PLCC package.
This device is designed to be programmed in-system with the
standard system 5.0 volt V
CC
supply. A 12.0 volt V
PP
is not
required for program or erase operations. The device can also
be programmed in standard EPROM programmers.
The device offers access times of 70, 90, and 120 ns, allowing
high speed microprocessors to operate without wait states.
To eliminate bus contention each device has separate chip
enable (CE#), write enable (WE#) and output enable (OE#)
controls.
Each device requires only a
single 5.0 volt power supply
for
both read and write functions. Internally generated and regu-
lated voltages are provided for the program and erase
operations.
The Am29F004B is entirely command set compatible with the
JEDEC single-power-supply Flash standard.
Commands
are written to the command register using standard micropro-
cessor write timing. Register contents serve as inputs to an
internal state-machine that controls the erase and program-
ming circuitry. Write cycles also internally latch addresses
and data needed for the programming and erase operations.
Reading data out of the device is similar to reading from other
Flash or EPROM devices.
Device programming occurs by executing the program
command sequence. This initiates the
Embedded Program
algorithm-an internal algorithm that automatically times the
program pulse widths and verifies proper cell margin.
Device erasure occurs by executing the erase command
sequence. This initiates the
Embedded Erase
algorithm–an
internal algorithm that automatically preprograms the array (if it
is not already programmed) before executing the erase opera-
tion. During erase, the device automatically times the erase
pulse widths and verifies proper cell margin.
The host system can detect whether a program or erase
operation is complete by reading the DQ7 (Data# Polling), or
DQ6 (toggle)
status bits.
After a program or erase cycle is
completed, the device is ready to read array data or accept
another command.
The
sector erase architecture
allows memory sectors to be
erased and reprogrammed without affecting the data con-
tents of other sectors. The device is fully erased when
shipped from the factory.
Hardware data protection
measures include a low V
CC
detector that automatically inhibits write operations during
power transitions.
The
hardware sector
protection feature dis-
ables
both program and erase operations in any combination
of sectors of memory. This can be achieved in-system or via
programming equipment.
The
Erase Suspend
feature enables the user to put erase on
hold for any period of time to read data from, or program data
to, any sector that is not selected for erasure. True back-
ground erase can thus be achieved.
The device offers a
standby mode
as a power-saving fea-
ture. Once the system places the device into the standby
mode power consumption is greatly reduced.
AMD’s Flash technology combines years of Flash memory
manufacturing experience to produce the highest levels of
quality, reliability and cost effectiveness. The device electri-
cally erases all bits within a sector simultaneously via Fowler-
Nordheim tunnelling. The data is programmed using hot elec-
tron injection.
2
Am29F004B
8/5/05
A D V A N C E
I N F O R M A T I O N
TABLE OF CONTENTS
Product Selector Guide . . . . . . . . . . . . . . . . . . . . . 4
Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
Connection Diagrams . . . . . . . . . . . . . . . . . . . . . . . 5
Pin Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Logic Symbol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Ordering Information . . . . . . . . . . . . . . . . . . . . . . . 7
Device Bus Operations . . . . . . . . . . . . . . . . . . . . . . 8
Am29F004B Device Bus Operations ................................................8
DQ6: Toggle Bit I .................................................................... 18
DQ2: Toggle Bit II ................................................................... 18
Reading Toggle Bits DQ6/DQ2 ............................................... 18
DQ5: Exceeded Timing Limits ................................................ 18
DQ3: Sector Erase Timer ....................................................... 18
Toggle Bit Algorithm ....................................................................... 19
Write Operation Status ................................................................... 19
Absolute Maximum Ratings . . . . . . . . . . . . . . . . 20
Maximum Negative Overshoot Waveform ..................................... 20
Maximum Positive Overshoot Waveform ....................................... 20
Requirements for Reading Array Data ..................................... 8
Writing Commands/Command Sequences .............................. 8
Program and Erase Operation Status ...................................... 8
Standby Mode .......................................................................... 8
Output Disable Mode ................................................................ 9
Am29F004B Top Boot Block Sector Addresses ...............................9
Am29F004B Bottom Boot Block Sector Addresses ..........................9
Operating Ranges . . . . . . . . . . . . . . . . . . . . . . . . 20
DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 21
TTL/NMOS Compatible .......................................................... 21
CMOS Compatible .................................................................. 22
Test Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Test Setup ...................................................................................... 23
Test Specifications ......................................................................... 23
Autoselect Mode ..................................................................... 10
Am29F004B Autoselect Codes (High Voltage Method) ..................10
Sector Protection/Unprotection ............................................... 10
In-System Sector Protect/Sector Unprotect Algorithms ..................11
Temporary Sector Unprotect .................................................. 12
Temporary Sector Unprotect Operation ..........................................12
Key to Switching Waveforms . . . . . . . . . . . . . . . 23
AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . 24
Read Operations .................................................................... 24
Read Operations Timings .............................................................. 24
Hardware Data Protection ...................................................... 13
Low V
CC
Write Inhibit ......................................................................13
Write Pulse Glitch Protection ..........................................................13
Logical Inhibit ..................................................................................13
Power-Up Write Inhibit ....................................................................13
Erase/Program Operations ..................................................... 25
Program Operation Timings ........................................................... 26
Chip/Sector Erase Operation Timings ............................................ 26
Data# Polling Timings (During Embedded Algorithms) .................. 27
Toggle Bit Timings (During Embedded Algorithms) ....................... 27
DQ2 vs. DQ6.................................................................................. 27
Sector Unlock Sequence Timing Diagram ..................................... 28
Sector Relock Timing Diagram ...................................................... 28
Sector Protect/Unprotect Timing Diagram ..................................... 29
Command Definitions . . . . . . . . . . . . . . . . . . . . . . 13
Reading Array Data ................................................................ 13
Reset Command ..................................................................... 13
Autoselect Command Sequence ............................................ 13
Byte Program Command Sequence ....................................... 13
Program Operation ..........................................................................14
Alternate CE# Controlled Erase/Program Operations ............ 30
Alternate CE# Controlled Write Operation Timings ........................ 31
Chip Erase Command Sequence ........................................... 14
Sector Erase Command Sequence ........................................ 14
Erase Operation ..............................................................................15
Erase Suspend/Erase Resume Commands ........................... 15
Am29F004B Command Definitions .................................................16
Write Operation Status . . . . . . . . . . . . . . . . . . . . . 17
DQ7: Data# Polling ................................................................. 17
Data# Polling Algorithm ...................................................................17
Erase and Programming Performance . . . . . . . 32
Latchup Characteristics . . . . . . . . . . . . . . . . . . . 32
PLCC Pin Capacitance . . . . . . . . . . . . . . . . . . . . 32
Data Retention . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
Physical Dimensions . . . . . . . . . . . . . . . . . . . . . . 33
PL 032—32-Pin Plastic Leaded Chip Carrier ......................... 33
Revision Summary . . . . . . . . . . . . . . . . . . . . . . . . 34
8/5/05
Am29F004B
3
京公网安备 11010802033920号
EEWORLD
