MM74HC4020J datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> MM74HC4020J

MM74HC4020J: DescriptionHC/UH SERIES, ASYN NEGATIVE EDGE TRIGGERED 14-BIT UP BINARY COUNTER, CDIP16, DIP-16; Categorylogic logic; File Size142KB，8 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric Compare

MM74HC4020J Overview

HC/UH SERIES, ASYN NEGATIVE EDGE TRIGGERED 14-BIT UP BINARY COUNTER, CDIP16, DIP-16

MM74HC4020J Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Texas Instruments
package instruction	DIP, DIP16,.3
Reach Compliance Code	unknown
Other features	OUTPUTS FROM 12 STAGES AVAILABLE
Counting direction	UP
series	HC/UH
JESD-30 code	R-GDIP-T16
JESD-609 code	e0
length	19.43 mm
Load capacitance (CL)	50 pF
Load/preset input	NO
Logic integrated circuit type	BINARY COUNTER
Operating mode	ASYNCHRONOUS
Number of digits	14
Number of functions	1
Number of terminals	16
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	CERAMIC, GLASS-SEALED
encapsulated code	DIP
Encapsulate equivalent code	DIP16,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	2/6 V
propagation delay (tpd)	53 ns
Certification status	Not Qualified
Maximum seat height	5.08 mm
Maximum supply voltage (Vsup)	6 V
Minimum supply voltage (Vsup)	2 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Trigger type	NEGATIVE EDGE
width	7.62 mm
minfmax	24 MHz

MM74HC4020J Related Products

	MM74HC4020J	MM54HC4020J	MM54HC4020J/883	MM54HC4020J/883B	MM74HC4020N
Description	HC/UH SERIES, ASYN NEGATIVE EDGE TRIGGERED 14-BIT UP BINARY COUNTER, CDIP16, DIP-16	HC/UH SERIES, ASYN NEGATIVE EDGE TRIGGERED 14-BIT UP BINARY COUNTER, CDIP16, DIP-16	HC/UH SERIES, ASYN NEGATIVE EDGE TRIGGERED 14-BIT UP BINARY COUNTER, CDIP16, DIP-16	HC/UH SERIES, ASYN NEGATIVE EDGE TRIGGERED 14-BIT UP BINARY COUNTER, CDIP16, DIP-16	HC/UH SERIES, ASYN NEGATIVE EDGE TRIGGERED 14-BIT UP BINARY COUNTER, PDIP16, DIP-16
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	incompatible
Maker	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments
package instruction	DIP, DIP16,.3	DIP, DIP16,.3	DIP, DIP16,.3	DIP, DIP16,.3	DIP, DIP16,.3
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown
Other features	OUTPUTS FROM 12 STAGES AVAILABLE	OUTPUTS FROM 12 STAGES AVAILABLE	OUTPUTS FROM 12 STAGES AVAILABLE	OUTPUTS FROM 12 STAGES AVAILABLE	OUTPUTS FROM 12 STAGES AVAILABLE
Counting direction	UP	UP	UP	UP	UP
series	HC/UH	HC/UH	HC/UH	HC/UH	HC/UH
JESD-30 code	R-GDIP-T16	R-GDIP-T16	R-GDIP-T16	R-GDIP-T16	R-PDIP-T16
JESD-609 code	e0	e0	e0	e0	e0
length	19.43 mm	19.43 mm	19.43 mm	19.43 mm	19.305 mm
Load/preset input	NO	NO	NO	NO	NO
Logic integrated circuit type	BINARY COUNTER	BINARY COUNTER	BINARY COUNTER	BINARY COUNTER	BINARY COUNTER
Operating mode	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS
Number of digits	14	14	14	14	14
Number of functions	1	1	1	1	1
Number of terminals	16	16	16	16	16
Maximum operating temperature	85 °C	125 °C	125 °C	125 °C	85 °C
Minimum operating temperature	-40 °C	-55 °C	-55 °C	-55 °C	-40 °C
Package body material	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	PLASTIC/EPOXY
encapsulated code	DIP	DIP	DIP	DIP	DIP
Encapsulate equivalent code	DIP16,.3	DIP16,.3	DIP16,.3	DIP16,.3	DIP16,.3
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	IN-LINE	IN-LINE	IN-LINE	IN-LINE
power supply	2/6 V	2/6 V	2/6 V	2/6 V	2/6 V
propagation delay (tpd)	53 ns	313 ns	63 ns	63 ns	53 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	5.08 mm	5.08 mm	5.08 mm	5.08 mm	5.08 mm
Maximum supply voltage (Vsup)	6 V	6 V	6 V	6 V	6 V
Minimum supply voltage (Vsup)	2 V	2 V	2 V	2 V	2 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V
surface mount	NO	NO	NO	NO	NO
technology	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	MILITARY	MILITARY	MILITARY	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE
Terminal pitch	2.54 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL
Trigger type	NEGATIVE EDGE	NEGATIVE EDGE	NEGATIVE EDGE	NEGATIVE EDGE	NEGATIVE EDGE
width	7.62 mm	7.62 mm	7.62 mm	7.62 mm	7.62 mm
minfmax	24 MHz	24 MHz	20 MHz	20 MHz	24 MHz
Load capacitance (CL)	50 pF	50 pF	-	-	50 pF
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	-
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	-
Is Samacsys	-	N	N	N	-
Base Number Matches	-	1	1	1	1

Recommended Resources

Single-speed motor self-exciting electric braking circuit a

Small power circuit

Car headlight automatic dimmer

No temperature sensor, DC power supply linear charger circuit diagram

MC3362 circuit

Infrared receiving circuit with pre-integrated amplifier

Learning computer, civilian configuration: CPU: E2200 Motherboard: GIGABYTE GA-G31M (onboard X3100 graphics card, Intel G31 chipset) (Because GIGABYTE and ASUS are more expensive, you can use MSI, Onda and other G31 chipset motherboards instea...; lixiyuan999 Embedded System

Released a CY8CKIT-001 PSoC development kit: Now we have a set of CY8CKIT-001 PSoC development kit for sale. This kit integrates the learning and development of three series: PSoC 1, PSoC 3, and PSoC 5. It includes a mainboard, three MCU modules...; louyj Buy&Sell

How fast is FFT running on ARM?: It involves product modeling. Undoubtedly, DSP is the first choice for FFT, but ARM also has its very attractive advantages. I would like to ask friends who have used ARM to do FFT, how is its speed? ...; thtlj ARM Technology

Vivado prompts [Synth 8-91] ambiguous clock in event control Problem Cause: Comprehensive prompt [Synth 8-91] ambiguous clock in event control. Later it was found that the reason was because the if was written in the always and the else was omitted....; littleshrimp FPGA/CPLD

Simulation and Testbench Design.zip: Simulation and Testbench Design.zip...; zxopenljx FPGA/CPLD

The Calculation Method of Cx51 Programming Stack: Using C language to program MCS51 series microcontrollers is an inevitable trend in the development and application of microcontrollers. Keil's C51 compiler supports versions of classic 8051 and 8051 ...; fish001 Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components