530EB352M000BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530EB352M000BG

530EB352M000BG: DescriptionLVPECL Output Clock Oscillator, 352MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530EB352M000BG Overview

LVPECL Output Clock Oscillator, 352MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530EB352M000BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	352 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Precision bright light control circuit diagram

Relay fixed time overcurrent protection circuit b

One of the anti-theft alarm circuits with warning wires

Circuit to increase input impedance

Direct reading photoelectric colorimeter circuit

Automatic battery monitoring device for generator starting

Read the good book "Operational Amplifier Parameter Analysis and LTspice Application Simulation" 05 Offset Voltage Case Analysis: I don't know when it started, but I've become so impressed by the typical values of op amp parameters that I've paid less attention to the maximum and minimum values. The gold medalists are always the...; 1nnocent Analog electronics

Question + How to create a 3D scene: I'm doing some experiments on gesture recognition recently, and I don't know how to build a 3D scene like the one below. I checked the information, and it's basically OpenGL, but it's a bit difficult....; lonerzf Integrated technical exchanges

Why can't Keil compile?: I recently wrote a program for infrared temperature measurement on SMbus, but I don't know why it can't be compiled. I would like some advice from the experts. The specific code is as follows #include...; sillman 51mcu

Digital tube glyph code automatic generator: This is a very small and practical software, which can quickly calculate the 8-segment digital tube glyph code of any connection method. It is a very good thing, share it with others...; 1985rose Analog electronics

ADS1258 analog-to-digital converter data reading rate problem: I am using the ADS1258 chip recently. The chip is configured with a data rate of 23.7KSPS/channel and 16 single-ended input channels, of which /DRDY is connected to the interrupt input IO of the MCU. ...; Aaron Analogue and Mixed Signal

PCB Type: How to use ProtelDXP to design the PCB board into a large semicircle (i.e. a small part of the circle is cut off), which is the appearance of the board. I know that it is possible to place a circular ...; eplj_163 PCB Design

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components