530DB167M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530DB167M000DGR

530DB167M000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 167MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530DB167M000DGR Overview

CMOS/TTL Output Clock Oscillator, 167MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530DB167M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	167 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Possible factors why laptop power adapter is not universal

Shanling brand BCD-165W, BCD-18W refrigerator circuit

BL50462 (TV) infrared remote control transmitter circuit

6V regulated power supply circuit with input short circuit protection

Multi-channel remote control switch circuit using dedicated encoding/decoding integrated circuit

15V, 5A regulated power supply composed of LM340T-15

Why do we need to clear the send/receive interrupt flag?: clr ri clr ti What effect does clearing the interrupt flag have on the program? I only know that I have to do this, but I don't know the actual reason....; zhaoxu001 Embedded System

NXP's new Cortex-M0+ LPC800 series: [align=left]After waiting for a long time, NXP finally released the Cortex-M0+ core chip LPC800 series microprocessor. I won’t say much about the functions, and directly post the information.Data shee...; zhaojun_xf NXP MCU

Design of remote temperature monitoring system based on TC35i: 1 Introduction With the development of science and technology and the improvement of automation level, automatic temperature monitoring has become one of the important measures taken by all walks of l...; loverbill Test/Measurement

A large reward is offered to the expert who can answer the question!: Hello everyone, I want to ask: I made a thin client system, and now there is a problem in the experiment on two PCs: after I transfer the nk.bin image from the host to the slave through the network, t...; blackholes522 Embedded System

How can young engineers become "experts"?: Have a strong curiosity. This is a necessary condition for becoming an expert. You like new things, like to get to the bottom of problems, and take research as fun. Those who muddle through, perfuncto...; wateras1 Talking

Altera SoC FPGA and Xilinx Zynq FPGA Performance Comparison: ...; chenzhufly FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components