EEWORLDEEWORLDEEWORLD

Part Number

Search

LF398M/NOPB

Description
SAMPLE AND HOLD AMPLIFIER, 20 us ACQUISITION TIME, PDSO14, ROHS COMPLIANT, SOIC-14
CategoryAnalog mixed-signal IC    Amplifier circuit   
File Size1MB,18 Pages
ManufacturerRochester Electronics
Websitehttps://www.rocelec.com/
Environmental Compliance  
Download Datasheet Parametric Compare View All

LF398M/NOPB Overview

SAMPLE AND HOLD AMPLIFIER, 20 us ACQUISITION TIME, PDSO14, ROHS COMPLIANT, SOIC-14

LF398M/NOPB Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerRochester Electronics
Parts packaging codeSOIC
package instructionSOP,
Contacts14
Reach Compliance Codeunknown
Maximum acquisition time25 µs
Nominal acquisition time20 µs
Amplifier typeSAMPLE AND HOLD CIRCUIT
Maximum analog input voltage11.5 V
Minimum analog input voltage-11.5 V
JESD-30 codeR-PDSO-G14
JESD-609 codee3
length8.65 mm
Humidity sensitivity level1
Negative supply voltage upper limit-18 V
Nominal Negative Supply Voltage (Vsup)-15 V
Number of functions1
Number of terminals14
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)260
Certification statusCOMMERCIAL
Sample and hold/Track and holdSAMPLE
Maximum seat height1.75 mm
Supply voltage upper limit18 V
Nominal supply voltage (Vsup)15 V
surface mountYES
technologyBIPOLAR
Temperature levelCOMMERCIAL
Terminal surfaceTIN
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperature40
width3.9 mm

LF398M/NOPB Preview

D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu r xmu ai s
o
a
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
LF198/LF298/LF398, LF198A/LF398A Monolithic Sample-and-Hold Circuits
July 2000
LF198/LF298/LF398, LF198A/LF398A
Monolithic Sample-and-Hold Circuits
General Description
The LF198/LF298/LF398 are monolithic sample-and-hold
circuits which utilize BI-FET technology to obtain ultra-high
dc accuracy with fast acquisition of signal and low droop
rate. Operating as a unity gain follower, dc gain accuracy is
0.002% typical and acquisition time is as low as 6 µs to
0.01%. A bipolar input stage is used to achieve low offset
voltage and wide bandwidth. Input offset adjust is accom-
plished with a single pin, and does not degrade input offset
drift. The wide bandwidth allows the LF198 to be included in-
side the feedback loop of 1 MHz op amps without having sta-
bility problems. Input impedance of 10
10
allows high
source impedances to be used without degrading accuracy.
P-channel junction FET’s are combined with bipolar devices
in the output amplifier to give droop rates as low as 5 mV/min
with a 1 µF hold capacitor. The JFET’s have much lower
noise than MOS devices used in previous designs and do
not exhibit high temperature instabilities. The overall design
guarantees no feed-through from input to output in the hold
mode, even for input signals equal to the supply voltages.
Features
n
Operates from
±
5V to
±
18V supplies
n
Less than 10 µs acquisition time
n
TTL, PMOS, CMOS compatible logic input
n
0.5 mV typical hold step at C
h
= 0.01 µF
n
Low input offset
n
0.002% gain accuracy
n
Low output noise in hold mode
n
Input characteristics do not change during hold mode
n
High supply rejection ratio in sample or hold
n
Wide bandwidth
n
Space qualified, JM38510
Logic inputs on the LF198 are fully differential with low input
current, allowing direct connection to TTL, PMOS, and
CMOS. Differential threshold is 1.4V. The LF198 will operate
from
±
5V to
±
18V supplies.
An “A” version is available with tightened electrical
specifications.
Typical Connection and Performance Curve
Acquisition Time
DS005692-32
DS005692-16
Functional Diagram
DS005692-1
© 2000 National Semiconductor Corporation
DS005692
www.national.com
LF198/LF298/LF398, LF198A/LF398A
Absolute Maximum Ratings
(Note 1)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
±
18V
Supply Voltage
Power Dissipation (Package
Limitation) (Note 2)
500 mW
Operating Ambient Temperature Range
LF198/LF198A
−55˚C to +125˚C
LF298
−25˚C to +85˚C
LF398/LF398A
0˚C to +70˚C
Storage Temperature Range
−65˚C to +150˚C
Input Voltage
Equal to Supply Voltage
Logic To Logic Reference
Differential Voltage (Note 3)
+7V, −30V
Output Short Circuit Duration
Indefinite
Hold Capacitor Short
Circuit Duration
Lead Temperature (Note 4)
H package (Soldering, 10 sec.)
N package (Soldering, 10 sec.)
M package:
Vapor Phase (60 sec.)
Infrared (15 sec.)
Thermal Resistance (θ
JA
) (typicals)
H package 215˚C/W (Board mount in still air)
85˚C/W (Board mount in
400LF/min air flow)
N package
115˚C/W
M package
106˚C/W
θ
JC
(H package, typical) 20˚C/W
10 sec
260˚C
260˚C
215˚C
220˚C
Electrical Characteristics
The following specifcations apply for −V
S
+ 3.5V
V
IN
+V
S
− 3.5V, +V
S
= +15V, −V
S
= −15V, T
A
= T
j
= 25˚C, C
h
= 0.01 µF,
R
L
= 10 kΩ, LOGIC REFERENCE = 0V, LOGIC HIGH = 2.5V, LOGIC LOW = 0V unless otherwise specified.
Parameter
Input Offset Voltage, (Note 5)
Input Bias Current, (Note 5)
Input Impedance
Gain Error
Feedthrough Attenuation Ratio
at 1 kHz
Output Impedance
“HOLD” Step, (Note 6)
Supply Current, (Note 5)
Logic and Logic Reference Input
Current
Leakage Current into Hold
Capacitor (Note 5)
Acquisition Time to 0.1%
Hold Capacitor Charging Current
Supply Voltage Rejection Ratio
Differential Logic Threshold
Input Offset Voltage, (Note 5)
Input Bias Current, (Note 5)
T
j
= 25˚C, (Note 7)
Hold Mode
∆V
OUT
= 10V, C
h
= 1000 pF
C
h
= 0.01 µF
V
IN
−V
OUT
= 2V
V
OUT
= 0
T
j
= 25˚C
T
j
= 25˚C
Full Temperature Range
T
j
= 25˚C
Full Temperature Range
5
80
0.8
4
20
5
110
1.4
1
2.4
1
2
25
75
10
80
0.8
4
20
5
110
1.4
2
2.4
2
3
25
50
µs
µs
mA
dB
V
mV
mV
nA
nA
30
100
30
200
pA
T
j
= 25˚C, “HOLD” mode
Full Temperature Range
T
j
= 25˚C, C
h
= 0.01 µF, V
OUT
= 0
T
j
≥25˚C
T
j
= 25˚C
0.5
4.5
2
0.5
2
4
2.0
5.5
10
1.0
4.5
2
0.5
4
6
2.5
6.5
10
mV
mA
µA
T
j
= 25˚C
Full Temperature Range
T
j
= 25˚C
Full Temperature Range
T
j
= 25˚C
T
j
= 25˚C, R
L
= 10k
Full Temperature Range
T
j
= 25˚C, C
h
= 0.01 µF
86
96
10
10
Conditions
Min
LF198/LF298
Typ
1
5
Max
3
5
25
75
Min
LF398
Typ
2
10
10
10
Units
Max
7
10
50
100
mV
mV
nA
nA
0.01
0.02
%
%
dB
0.002
0.005
0.02
80
0.004
90
www.national.com
2
LF198/LF298/LF398, LF198A/LF398A
Electrical Characteristics
The following specifcations apply for −V
S
+ 3.5V
V
IN
+V
S
− 3.5V, +V
S
= +15V, −V
S
= −15V, T
A
= T
j
= 25˚C, C
h
= 0.01 µF,
R
L
= 10 kΩ, LOGIC REFERENCE = 0V, LOGIC HIGH = 2.5V, LOGIC LOW = 0V unless otherwise specified.
Parameter
Input Impedance
Gain Error
Feedthrough Attenuation Ratio
at 1 kHz
Output Impedance
“HOLD” Step, (Note 6)
Supply Current, (Note 5)
Logic and Logic Reference Input
Current
Leakage Current into Hold
Capacitor (Note 5)
Acquisition Time to 0.1%
Hold Capacitor Charging Current
Supply Voltage Rejection Ratio
Differential Logic Threshold
T
j
= 25˚C, (Note 7)
Hold Mode
∆V
OUT
= 10V, C
h
= 1000 pF
C
h
= 0.01 µF
V
IN
−V
OUT
= 2V
V
OUT
= 0
T
j
= 25˚C
90
0.8
4
20
5
110
1.4
2.4
90
0.8
6
25
4
20
5
110
1.4
2.4
6
25
µs
µs
mA
dB
V
30
100
30
100
pA
T
j
= 25˚C, “HOLD” mode
Full Temperature Range
T
j
= 25˚C, C
h
= 0.01µF, V
OUT
= 0
T
j
≥25˚C
T
j
= 25˚C
0.5
4.5
2
0.5
1
4
1
5.5
10
1.0
4.5
2
0.5
1
6
1
6.5
10
mV
mA
µA
T
j
= 25˚C
T
j
= 25˚C, R
L
= 10k
Full Temperature Range
T
j
= 25˚C, C
h
= 0.01 µF
86
96
Conditions
Min
LF198A
Typ
10
10
LF398A
Max
0.005
0.01
86
90
Min
Typ
10
10
Units
Max
0.005
0.01
%
%
dB
0.002
0.004
Note 1:
“Absolute Maximum Ratings” indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is
functional, but do not guarantee specific performance limits.
Note 2:
The maximum power dissipation must be derated at elevated temperatures and is dictated by T
JMAX
,
θ
JA
, and the ambient temperature, T
A
. The maximum
allowable power dissipation at any temperature is P
D
= (T
JMAX
− T
A
)/θ
JA
, or the number given in the Absolute Maximum Ratings, whichever is lower. The maximum
junction temperature, T
JMAX
, for the LF198/LF198A is 150˚C; for the LF298, 115˚C; and for the LF398/LF398A, 100˚C.
Note 3:
Although the differential voltage may not exceed the limits given, the common-mode voltage on the logic pins may be equal to the supply voltages without
causing damage to the circuit. For proper logic operation, however, one of the logic pins must always be at least 2V below the positive supply and 3V above the nega-
tive supply.
Note 4:
See AN-450 “Surface Mounting Methods and their effects on Product Reliability” for other methods of soldering surface mount devices.
Note 5:
These parameters guaranteed over a supply voltage range of
±
5 to
±
18V, and an input range of −V
S
+ 3.5V
V
IN
+V
S
− 3.5V.
Note 6:
Hold step is sensitive to stray capacitive coupling between input logic signals and the hold capacitor. 1 pF, for instance, will create an additional 0.5 mV step
with a 5V logic swing and a 0.01µF hold capacitor. Magnitude of the hold step is inversely proportional to hold capacitor value.
Note 7:
Leakage current is measured at a junction temperature of 25˚C. The effects of junction temperature rise due to power dissipation or elevated ambient can
be calculated by doubling the 25˚C value for each 11˚C increase in chip temperature. Leakage is guaranteed over full input signal range.
Note 8:
A military RETS electrical test specification is available on request. The LF198 may also be procured to Standard Military Drawing
#5962-8760801GA
or to
MIL-STD-38510 part ID JM38510/12501SGA.
Typical Performance Characteristics
Aperture Time
(Note 9)
Dielectric Absorption
Error in Hold Capacitor
Dynamic Sampling Error
DS005692-19
DS005692-17
DS005692-18
Note 9:
See Definition of Terms
3
www.national.com
LF198/LF298/LF398, LF198A/LF398A
Typical Performance Characteristics
Output Droop Rate
Hold Step
(Continued)
“Hold” Settling Time
(Note 10)
DS005692-20
DS005692-21
DS005692-22
Leakage Current into Hold
Capacitor
Phase and Gain (Input to
Output, Small Signal)
Gain Error
DS005692-23
DS005692-25
DS005692-24
Power Supply Rejection
Output Short Circuit Current
Output Noise
DS005692-26
DS005692-27
DS005692-28
Note 10:
See Definition
www.national.com
4

LF398M/NOPB Related Products

LF398M/NOPB LF198H/883 LF198H LF398MX/NOPB LF398AN/NOPB LF398H/NOPB
Description SAMPLE AND HOLD AMPLIFIER, 20 us ACQUISITION TIME, PDSO14, ROHS COMPLIANT, SOIC-14 SAMPLE AND HOLD AMPLIFIER, 20 us ACQUISITION TIME, BCY8, METAL CAN, TO-99, 8 PIN SAMPLE AND HOLD AMPLIFIER, 20 us ACQUISITION TIME, BCY8, METAL CAN, TO-99, 8 PIN SAMPLE AND HOLD AMPLIFIER, 20 us ACQUISITION TIME, PDSO14, ROHS COMPLIANT, SOIC-14 SAMPLE AND HOLD AMPLIFIER, 20 us ACQUISITION TIME, PDIP8, ROHS COMPLIANT, DIP-8 SAMPLE AND HOLD AMPLIFIER, 20 us ACQUISITION TIME, BCY8, ROHS COMPLIANT, METAL CAN, TO-99, 8 PIN
Is it lead-free? Lead free Contains lead Contains lead Lead free Lead free Lead free
Is it Rohs certified? conform to incompatible incompatible conform to conform to conform to
Maker Rochester Electronics Rochester Electronics Rochester Electronics Rochester Electronics Rochester Electronics Rochester Electronics
Parts packaging code SOIC TO-99 TO-99 SOIC DIP TO-99
package instruction SOP, TO-99, , SOP, DIP, TO-5,
Contacts 14 8 8 14 8 8
Reach Compliance Code unknown unknown unknown unknown unknown unknown
Maximum acquisition time 25 µs 25 µs 25 µs 25 µs 25 µs 25 µs
Nominal acquisition time 20 µs 20 µs 20 µs 20 µs 20 µs 20 µs
Amplifier type SAMPLE AND HOLD CIRCUIT SAMPLE AND HOLD CIRCUIT SAMPLE AND HOLD CIRCUIT SAMPLE AND HOLD CIRCUIT SAMPLE AND HOLD CIRCUIT SAMPLE AND HOLD CIRCUIT
Maximum analog input voltage 11.5 V 11.5 V 11.5 V 11.5 V 11.5 V 11.5 V
Minimum analog input voltage -11.5 V -11.5 V -11.5 V -11.5 V -11.5 V -11.5 V
JESD-30 code R-PDSO-G14 O-XBCY-W8 O-XBCY-W8 R-PDSO-G14 R-PDIP-T8 O-XBCY-W8
JESD-609 code e3 e0 e0 e3 e3 e1
Humidity sensitivity level 1 1 1 1 1 1
Negative supply voltage upper limit -18 V -18 V -18 V -18 V -18 V -18 V
Nominal Negative Supply Voltage (Vsup) -15 V -15 V -15 V -15 V -15 V -15 V
Number of functions 1 1 1 1 1 1
Number of terminals 14 8 8 14 8 8
Maximum operating temperature 70 °C 125 °C 125 °C 70 °C 70 °C 70 °C
Package body material PLASTIC/EPOXY UNSPECIFIED UNSPECIFIED PLASTIC/EPOXY PLASTIC/EPOXY UNSPECIFIED
Package shape RECTANGULAR ROUND ROUND RECTANGULAR RECTANGULAR ROUND
Package form SMALL OUTLINE CYLINDRICAL CYLINDRICAL SMALL OUTLINE IN-LINE CYLINDRICAL
Peak Reflow Temperature (Celsius) 260 260 260 260 260 260
Certification status COMMERCIAL MILITARY COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
Sample and hold/Track and hold SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE
Supply voltage upper limit 18 V 18 V 18 V 18 V 18 V 18 V
Nominal supply voltage (Vsup) 15 V 15 V 15 V 15 V 15 V 15 V
surface mount YES NO NO YES NO NO
technology BIPOLAR BIPOLAR BIPOLAR BIPOLAR BIPOLAR BIPOLAR
Temperature level COMMERCIAL MILITARY MILITARY COMMERCIAL COMMERCIAL COMMERCIAL
Terminal surface TIN TIN LEAD TIN LEAD TIN TIN TIN SILVER COPPER
Terminal form GULL WING WIRE WIRE GULL WING THROUGH-HOLE WIRE
Terminal location DUAL BOTTOM BOTTOM DUAL DUAL BOTTOM
Maximum time at peak reflow temperature 40 40 40 40 40 40
encapsulated code SOP TO-99 - SOP DIP TO-5
FPGA Power Supply Analysis
...
至芯科技FPGA大牛 FPGA/CPLD
Regarding the issue of bitmap transmission under CE, 100 points, online, etc.
I am using Windows CE 5.0, evc 4.0 + sp2, ebox II as the platform, and I have built an MFC application project. I have used a camera to obtain a frame of image, converted it from YUV to RGB, and store...
weiqh Embedded System
16F74 is a single chip microcomputer that requires programming
16F74 is a single chip microcomputer that requires programming...
黑圣手 MCU
[Qinheng Trial] CH549 builds evaluation environment
[i=s]This post was last edited by yin_wu_qing on 2019-7-5 14:19[/i]Hello everyone! I received the development kit a while ago. The reason why I didn't post a review was that I was busy with the theme ...
yin_wu_qing MCU
CMOS Analog Integrated Circuit Design (Second Edition Chinese Edition)
"CMOS Analog Integrated Circuit Design (2nd Edition)" is a classic textbook for analog integrated circuit design courses. Starting from the forefront of CMOS technology, the author combines rich engin...
arui1999 Download Centre

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 639  1005  1091  932  2633  13  21  22  19  54 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号