530AC1353M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530AC1353M00DG

530AC1353M00DG: DescriptionLVPECL Output Clock Oscillator, 1353MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AC1353M00DG Overview

LVPECL Output Clock Oscillator, 1353MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AC1353M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1353 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

How should the inductor of the switching power supply be placed correctly in PCB design?

Fluorescent lamp electronic ballast circuit 4

Telephone voice changing transponder circuit diagram

Microcontroller test board circuit 4

555 variable threshold level flip-flop circuit

19. Power supply circuit diagram of AST-1401 VGA color display

Use the MCU IO port to simulate the serial port to communicate with another MCU: I am using AT89S52. Since there is only one serial port, it is not enough, so I need to use the IO port to simulate a serial port and the other port is used to communicate with the computer. The simul...; tanrui8765 Embedded System

Show the process of WEBENCH design + msp430F5529 power supply design: 1. This time, the power supply circuit of 430F5529 is designed. Select the processor power supply TI in the FPGA/uP option 2. Select the processor model - msp430F55293. Add processor power supply requ...; 一潭清水 Analogue and Mixed Signal

#RecommendChinaCore# Activity sharing summary: Welcome to join the recommendation team: Come and recommend! Good domestic chips you have usedActivity sharing summary: @hellogoodbyeDomestic chips Recommended chips from Tsinghua Unigroup@Xin Xin She...; okhxyyo Domestic Chip Exchange

STM32F030 MCU ADC cannot be interrupted after DMA is enabled: I used STM32Cube to turn on the ADC of the STM32F030C8T6 microcontroller, enabled DMA, and then enabled interrupts.However, the program cannot be interrupted. And there is no library and no startup co...; bigbat stm32/stm8

How to write program to flash: The EVC build program is not lost after the board is powered off. How can I write the program to the board without losing it after power off? Is it the so-called burning?...; hacx3rn Embedded System

s3c2440 usb kitl reboot: I have compiled the KITL version of wince5.0 kernel, and now I use DNW to download it to the development board via USB. The information is as follows: ###### Select Menu ###### [0] Download & Run [1] ...; xxaiyj1 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components