530AB785M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530AB785M000DG

530AB785M000DG: DescriptionLVPECL Output Clock Oscillator, 785MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AB785M000DG Overview

LVPECL Output Clock Oscillator, 785MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AB785M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	785 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Multivibrator circuit composed of ne555

Infrared remote control dimmer light circuit

Series transistor oscillation circuit

Sensor OPA129 type ultra-low offset voltage isolation operational amplifier circuit

Thermocouple Temperature Transmitter Circuit

Hello everyone, I just started learning Zigbee, and the chip I use is CC2430. I need to ask a question urgently.: :puzzle: Is the wireless transmission and reception of the cc2430 chip full-duplex or half-duplex? I looked at the chipcon smartrf cc2430 data sheet but couldn't find the answer. Thank you everyone...; angela667 RF/Wirelessly

How to implement 100base-fx with FPGA: I have implemented 1000Base-X with the built-in IP core of Xilinx before. Now I want to implement 100M optical fiber. Is there any IP that can be used? It is too troublesome to write the PCS and PMA l...; 3008202060 FPGA/CPLD

What embedded operating systems are mainly used in Huawei and ZTE's communication equipment, such as routers, GPON, wireless base stations, etc.?: Is it usually vxworks, linux, or an embedded operating system developed by yourself?...; swl2007 Embedded System

Please help, why is the PMAC card + PARK linear motor noisy?: The problem is as follows: Please help 1. After disconnecting the DA output of the PMAC card from the driver, the driver can run smoothly without noise and vibration after adding the EN enable signal,...; eeleader Industrial Control Electronics

Agitek case sharing - Metrology and testing demonstration case of automotive electronic modules: At the beginning of December 2018 , a customer consulted Agitek Technology. The customer needed to select an oscilloscope and arbitrary waveform generator for the measurement and testing of automotive...; 安泰测试设备 Test/Measurement

Eight questions and answers for beginners to learn USB [Reprint]: Question 1: What is the structure of the USB transmission line? Answer 1: A USB transmission line consists of four lines: ground line, power line, D+, and D-. D+ and D- are differential input lines, w...; dengnian Mobile and portable

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components