EEWORLDEEWORLDEEWORLD

Part Number

Search

EB52E9C1N-9.720MTR

Description
TCXO, CLOCK, 9.72MHz, HCMOS OUTPUT, ROHS COMPLIANT, CERAMIC, SMD, 10 PIN
CategoryPassive components    oscillator   
File Size125KB,2 Pages
ManufacturerECLIPTEK
Websitehttp://www.ecliptek.com
Environmental Compliance  
Download Datasheet Parametric View All

EB52E9C1N-9.720MTR Overview

TCXO, CLOCK, 9.72MHz, HCMOS OUTPUT, ROHS COMPLIANT, CERAMIC, SMD, 10 PIN

EB52E9C1N-9.720MTR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerECLIPTEK
Reach Compliance Codecompliant
Other featuresTRI-STATE; ENABLE/DISABLE FUNCTION; TAPE AND REEL
maximum descent time5 ns
Frequency Adjustment - MechanicalNO
frequency stability0.28%
JESD-609 codee4
Manufacturer's serial numberEB52E9
Installation featuresSURFACE MOUNT
Nominal operating frequency9.72 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
Oscillator typeHCMOS
Output load15 pF
physical size7.0mm x 5.0mm x 2.0mm
longest rise time5 ns
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry52.5/47.5 %
Terminal surfaceNickel/Gold (Ni/Au)
EB52E9
Series
• Temperature Compensated Crystal Oscillators (TCXO)
• LVCMOS Output
• +3.3V Supply Voltage
• Stratum 3
• External Voltage Control Option
• 10 Pad Ceramic SMD Package
• RoHS Compliant (Pb-Free)
EB52E9
H 2.0
L 7.0
W 5.0
OSCILLATOR
ELECTRICAL SPECIFICATIONS
Nominal Frequency (MHz)
Frequency Stability
Total Holdover Stability
Total Frequency Tolerance
Operating Temperature Range
Supply Voltage (V
DD
)
Input Current
Output Voltage Logic High (V
OH
)
Output Voltage Logic Low (V
OL
)
Rise/Fall Time
Duty Cycle
Load Drive Capability
External Trim (Control Voltage Option)
Control Voltage Range
Linearity
Input Impedance
Typical Phase Noise (at
12.800MHz)
6.400, 6.500, 9.720, 10.000, 12.800, 13.000
vs. Operating Temperature Range (V
DD
= 3.3V
DC
, V
C
= 1.65V
DC
)
Inclusive of Frequency Stability and 24 Hours Aging
Inclusive of Frequency Tolerance, Frequency Stability, V
DD
(±1%), Load
(±5%), Solder Reflow, and 20 Years Aging
±0.28ppm Maximum
±0.37ppm Maximum
±4.6ppm Maximum
See Part Numbering Guide
3.3V
DC
±5%
10mA Maximum
90% of V
DD
Minimum
10% of V
DD
Maximum
5nSec Maximum
50 ±5(%)
15pF Maximum
±5ppm Minimum
0.0V
DC
to V
DD
5% Maximum
100kOhms Minimum
-80dBc/Hz
-115dBc/Hz
-135dBc/Hz
-145dBc/Hz
Enables Output
Enables Output
Disables Output: High Impedance
1pSec Maximum
5mSec Maximum
-40°C to +125°C
VOLTAGE
CLASS
REV
.
DATE
I
OH
= -4mA
I
OL
= +4mA
Measured at 20% to 80% of Waveform
Measured at 50% of Waveform
1.65V
DC
±1.65V
DC
; Positive Transfer Characteristic
At offset of 10Hz
At offset of 100Hz
At offset of 1kHz
At offset of >10kHz
Tri-State Input Voltage (V
IH
and V
IL
)
No Connect
+0.9V
DD
Minimum
+0.1V
DD
Maximum
F
J
= 12kHz to 20MHz
RMS Phase Jitter
Start Up Time
Storage Temperature Range
MANUFACTURER
CATEGORY
SERIES
PACKAGE
ECLIPTEK CORP.
OSCILLATOR
EB52E9
CERAMIC
3.3V
OS5Q
07/07
800-ECLIPTEK www.ecliptek.com for latest revision
Specifications subject to change without notice.
Use WINHEX to check the SD card problem
I used WINHEX to check the SD card and it showed as follows. Could you please tell me what went wrong? Thanks!...
chenbingjy stm32/stm8
regrestorefile
After I called registerstorefile, the registry was not changed after the system restarted, and there was no error when the program was executed. What is the problem? Do I need to make changes in pb? I...
vanlin1012 Embedded System
How to implement 89C2051 with 5 digital tubes?
A board, [color=black][font=Arial][size=10.5pt] 89C2051 directly drives 5 digital tube displays. There is no driver chip as shown in the picture. Please give me some advice on the program ideas, thank...
wrlsohu 51mcu
Is there any FPGA chip with built-in CAN protocol?
I'd like to ask you guys, are there any FPGA chips with built-in CAN protocol? If not, I want to use Verilog language to implement CAN controller module, do you have any suitable materials to recommen...
大萝卜的小蝌蚪 FPGA/CPLD
Debugging issues with sdram in NIOS II
I used SDRAM in NIOS II, but the following prompt appeared during the simulation: Error! : Failed memory access in component cpu - Unable to write data 0x18 to in valid memory address 0x1800000 Error!...
亭哥V5 FPGA/CPLD
Reminder for short message replies to old posts...
Every time I log in, I get a short message reminder. . . At first glance, they are all replies to old posts, such as posts from one or two years ago. . .After reading the function description of the f...
open82977352 Suggestions & Announcements

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2001  384  428  251  337  41  8  9  6  7 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号