EEWORLDEEWORLDEEWORLD

Part Number

Search

HC49-4H/532JF16.0MHZ

Description
Parallel - Fundamental Quartz Crystal, 16MHz Nom,
CategoryPassive components    Crystal/resonator   
File Size47KB,1 Pages
ManufacturerGolledge Electronics
Websitehttp://www.golledge.com/
Environmental Compliance  
Download Datasheet Parametric View All

HC49-4H/532JF16.0MHZ Overview

Parallel - Fundamental Quartz Crystal, 16MHz Nom,

HC49-4H/532JF16.0MHZ Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerGolledge Electronics
Reach Compliance Codecompliant
Other featuresTAPE AND REEL
Ageing3 PPM/FIRST YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level100 µW
frequency stability0.003%
frequency tolerance50 ppm
load capacitance30 pF
Manufacturer's serial numberHC49-4H
Installation featuresTHROUGH HOLE MOUNT
Nominal operating frequency16 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
physical sizeL11.05XB4.65XH3.5 (mm)/L0.435XB0.183XH0.138 (inch)
Series resistance50 Ω
surface mountNO
Low Profile Crystal
HC49-4H & HC49-3H
Specifications
HC49-4H: 3.5mm maximum height
HC49-3H: 2.5mm maximum height
Parameters
Package:
2.50
(max)
0.43Ø
12.00
(min)
12.00
(min)
Product
HC49-4H
HC49-3H
Option
Code
HC49-4H
HC49-3H
3.50*
(max)
0.43Ø
Frequency range:
1.0MHz
3.2768 ~ 90.0MHz
3.579 ~ 90.0MHz
Calibration tolerance:
±20ppm
±30ppm
±50ppm
Other values (±10ppm ~ ±100ppm)
±30ppm
±50ppm
±100ppm
Other values (±10ppm ~ ±100ppm)
2
3
5
specify
3
5
C
specify
1
2
3
4
specify
B
D
E
F
J
specify
F
3
4.88
4.65
11.05
4.88
4.65
11.05
Temperature stability:
HC49-4H
*1.0MHz HC49-4H height is 4.00 (max)
HC49-3H
Scale 1:1
Features
«
«
«
«
Industry standard HC49 footprint
Fundamental mode available up to 50.0MHz
Comprehensive stock of standard frequencies
Low profile for close board stacking
Operating temperature range:
-10 to +60°C
-20 to +70°C
-30 to +80°C
-40 to +85°C
Other values
Circuit condition:
12pF
16pF
18pF
20pF
30pF
Other values
Fundamental
3rd overtone
Oscillation mode:
Equivalent series resistance (max):
3000 (1.0MHz)
200 (>3.2 ~ 3.5MHz)
150 (>3.5 ~ 4.0MHz)
120 (>4.0 ~ 4.4MHz)
100 (>4.4 ~ 7.0MHz)
70 (>7.0 ~ 10.0MHz)
50 (>10.0 ~ 50.0MHz, fund)
100 (>25.0 ~ 90.0MHz, 3rd OT)
Static capacitance (C
0
):
Ageing:
7pF max
±3ppm max first year
100µW
Test drive level:
Standard.
Optional - Please specify required code(s) when ordering
Ordering Information
Product name + frequency + specification code
eg:
HC49-4H/351DF 18.4320MHz
30/50/10/16-F
HC49-3H/232S3 48.0MHz
20/30/20/S-3
Insulating washers and mounting clips available. See our website
for details.
Available on T&R - 1k pcs per reel.
Centre ground lead available on request.
Refer to our website for T&R and soldering details.
IMPORTANT: Not normally available in small quantities of
non-standard frequencies. Please check with us before ordering.
Tel:
+44 1460 256 100
03 Oct 2011
Fax:
+44 1460 256 101
E-mail:
sales@golledge.com
Web:
www.golledge.com
Comrades who use Altera's MAX2 series CPLDEPM570, come and take a look. You will get points if you give a small answer!
I'm working on something that uses Altera's MAX2 series CPLD EPM570. When I was drawing the circuit diagram, I found a problem. The components I found in the Altera component library omitted the power...
gdgaodeyong Embedded System
Using fiber optic transceivers to achieve long-distance networking
In previous engineering construction, a large number of fiber optic transceivers were used for networking. Xiangzi is quite familiar with this type of equipment. Therefore, based on the experience of ...
songbo RF/Wirelessly
What does the MCU REFO pin stabilization time mean? How is it related to the connected capacitor?
What does the MCU REFO pin stabilization time mean? How is it related to the connected capacitor?...
QWE4562009 Integrated technical exchanges
[Project source code] Static address alignment and dynamic address alignment of NIOS II custom IP core
This article and design code were written by FPGA enthusiast Xiao Meige. Without the author's permission, this article is only allowed to be copied and reproduced on online forums, and the original au...
小梅哥 FPGA/CPLD
Research on FFT Algorithm in Embedded Systems (Summary by the First Prize Winner of the National Electronic Design Competition)
[i=s]This post was last edited by paulhyde on 2014-9-15 09:53[/i][align=left]This article is the author's summary after winning the first prize of the National Electronic Design Competition. Floating-...
xiangzi Electronics Design Contest
NRF24L01 assembler for 51
[i=s] This post was last edited by paulhyde on 2014-9-15 09:01 [/i] I don't know why it doesn't work on the hardware, so please take a look....
nandehutu586 Electronics Design Contest

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1437  1651  1394  2243  28  29  34  46  1  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号