datasheet
EEWORLDEEWORLDEEWORLD
Datasheet
Part Number

Keyword

Search
Keyword

Part Number

Search
Datasheet> All Categories > Analog mixed-signal IC> converter> CAT524L
PDF
Preview

CAT524L

Description
Digital Potentiometer, 1 Func, PDIP14, PLASTIC, LEAD FREE, DIP-14
CategoryAnalog mixed-signal IC    converter   
File Size104KB，13 Pages
ManufacturerCatalyst
Websitehttp://www.catalyst-semiconductor.com/
Environmental Compliance
Download Datasheet Parametric Compare View All

CAT524L Overview

Digital Potentiometer, 1 Func, PDIP14, PLASTIC, LEAD FREE, DIP-14

CAT524L Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerCatalyst
Parts packaging codeDIP
package instructionDIP, DIP14,.3
Contacts14
Reach Compliance Codeunknown
Converter typeDIGITAL POTENTIOMETER
JESD-30 codeR-PDIP-T14
JESD-609 codee3
length16.89 mm
Number of functions1
Number of terminals14
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Encapsulate equivalent codeDIP14,.3
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)260
power supply3/5 V
Certification statusNot Qualified
Maximum seat height4.57 mm
surface mountNO
Temperature levelCOMMERCIAL
Terminal surfaceTIN
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width7.62 mm

CAT524L Preview

CAT524
Configured Digitally Programmable Potentiometer (DPP™):
Programmable Voltage Applications
FEATURES
s
Four 8-bit DPPs configured as programmable
H
GEN
FR
ALO
EE
LE
A
D
F
R
E
E
TM
s
Single supply operation: 2.7V - 5.5V
s
Setting read-back without effecting outputs
voltage sources in DAC-like applications
s
Common reference inputs
s
Buffered wiper outputs
s
Non-volatile NVRAM memory wiper storage
s
Output voltage range includes both supply rails
s
4 independently addressable buffered
APPLICATIONS
s
Automated product calibration
s
Remote control adjustment of equipment
s
Offset, gain and zero adjustments in
output wipers
s
1 LSB accuracy, high resolution
s
Serial Microwire-like interface
self-calibrating and adaptive control systems
s
Tamper-proof calibrations
s
DAC (with memory) substitute
DESCRIPTION
The CAT524 is a quad, 8-bit digitally-programmable
potentiometer (DPP™) configured for programmable
voltage and DAC-like applications. Intended for final
calibration of products such as camcorders, fax
machines and cellular telephones on automated high
volume production lines, it is also well suited for
self-calibrating systems and for applications where
equipment which requires periodic adjustment is either
difficult to access or in a hazardous environment.
The four independently programmable DPPs have an
output range which includes both supply rails. The
wipers are buffered by rail to rail op amps. Wiper
settings, stored in non-volatile NVRAM memory, are not
lost when the device is powered down and are
automatically reinstated when power is returned. Each
wiper can be dithered to test new output values without
FUNCTIONAL DIAGRAM
RDY/BSY
3
V
DD
1
V
REFH
14
24kΩ(4)
PROG
7
PROGRAM
CONTROL
effecting the stored settings, and stored settings can be
read back without disturbing the DPP’s output.
The CAT524 is controlled with a simple 3-wire serial,
Microwire-like interface. A Chip Select pin allows several
devices to share a common serial interface.
Communication back to the host controller is via a single
serial data line thanks to the Tri-Stated CAT524 Data
Output pin. A RDY/BSY output working in concert with
an internal low voltage detector signals proper operation
of the non-volatile NVRAM memory Erase/Write cycle.
The CAT524 is available in the 0˚C to 70˚C commercial
and -40˚C to 85˚C industrial operating temperature
ranges. Both 14-pin plastic DIP and SOIC packages are
offered.
PIN CONFIGURATION
DIP Package (P, L)
+
–
13
V
OUT1
SOIC Package (J, W)
VDD
CLK
RDY/BSY
CS
DI
DO
PROG
1
2
3
14
13
VREFH
VOUT1
VOUT2
VOUT3
VOUT4
VREFL
GND
VDD
DI
5
WIPER
CONTROL
REGISTERS
AND
NVRAM
1
2
3
14
13
CLK
+
–
12
V
OUT2
VREFH
VOUT1
VOUT2
VOUT3
VOUT4
VREFL
GND
RDY/BSY
CS
DI
DO
PROG
CLK
2
SERIAL
CONTROL
+
–
11
CS
4
V
OUT3
12
CAT
4
11
524
5
10
6
9
7
8
12
4
CAT
11
524
5
10
6
9
7
8
+
–
10
VOUT4
SERIAL
DATA
OUTPUT
REGISTER
6
DO
CAT524
8
GND
9
V
REFL
© 2004 by Catalyst Semiconductor, Inc.
Characteristics subject to change without notice
1
Doc. No. 2006, Rev. E
CAT524
ABSOLUTE MAXIMUM RATINGS
Supply Voltage*
V
DD
to GND
Inputs
CLK to GND
CS to GND
DI to GND
RDY/BSY to GND
PROG to GND
V
REF
H to GND
V
REF
L to GND
Outputs
D
0
to GND
V
OUT
1– 4 to GND
-0.5V to +7V
-0.5V to V
DD
+0.5V
-0.5V to V
DD
+0.5V
-0.5V to V
DD
+0.5V
-0.5V to V
DD
+0.5V
-0.5V to V
DD
+0.5V
-0.5V to V
DD
+0.5V
-0.5V to V
DD
+0.5V
-0.5V to V
DD
+0.5V
-0.5V to V
DD
+0.5V
Operating Ambient Temperature
Commercial (‘C’ or Blank suffix)
0°C to +70°C
Industrial (‘I’ suffix)
-40°C to +85°C
Junction Temperature
+150°C
Storage Temperature
-65°C to +150°C
Lead Soldering (10 sec max)
+300°C
* Stresses above those listed under Absolute Maximum Ratings
may cause permanent damage to the device. Absolute
Maximum Ratings are limited values applied individually while
other parameters are within specified operating conditions,
and functional operation at any of these conditions is NOT
implied. Device performance and reliability may be impaired by
exposure to absolute rating conditions for extended periods of
time.
RELIABILITY CHARACTERISTICS
Symbol
V
ZAP(1)
I
LTH(1)(2)
Parameter
ESD Susceptibility
Latch-Up
Min
2000
100
Max
Units
Volts
mA
Test Method
MIL-STD-883, Test Method 3015
JEDEC Standard 17
NOTES:
1. This parameter is tested initially and after a design or process change that affects the parameter.
2. Latch-up protection is provided for stresses up to 100mA on address and data pins from –1V to V
CC
+ 1V.
POWER SUPPLY
Symbol Parameter
I
DD1
I
DD2
Supply Current (Read)
Supply Current (Write)
Conditions
Normal Operating
Programming, V
DD
= 5V
V
DD
= 3V
V
DD
Operating Voltage Range
Min
—
—
—
2.7
Typ
400
1600
1000
—
Max
600
2500
1600
5.5
Units
µA
µA
µA
V
LOGIC INPUTS
Symbol
I
IH
I
IL
V
IH
V
IL
Parameter
Input Leakage Current
Input Leakage Current
High Level Input Voltage
Low Level Input Voltage
Conditions
V
IN
= V
DD
V
IN
= 0V
Min
—
—
2
0
Typ
—
—
—
—
Max
10
-10
V
DD
0.8
Units
µA
µA
V
V
LOGIC OUTPUTS
Symbol Parameter
V
OH
V
IL
High Level Output Voltage
Low Level Output Voltage
Conditions
I
OH
= -40µA
I
OL
= 1 mA, V
DD
= +5V
I
OL
= 0.4 mA, V
DD
= +3V
Min
V
DD
-0.3
—
—
Typ
—
—
—
Max
—
0.4
0.4
Units
V
V
V
Doc. No. 2006, Rev. E
2
CAT524
POTENTIOMETER CHARACTERISTICS
V
DD
= +2.7V to +5.5V, V
REF
H = V
DD
, V
REF
L = 0V
, unless otherwise specified
Symbol
R
POT
Parameter
Potentiometer Resistance
R
POT
to R
POT
Match
Pot Resistance Tolerance
Voltage on V
REFH
pin
Voltage on V
REFL
pin
Resolution
INL
DNL
R
OUT
I
OUT
TC
RPOT
C
H
/C
L
Integral Linearity Error
Differential Linearity Error
Buffer Output Resistance
Buffer Output Current
TC of Pot Resistance
Potentiometer Capacitances
300
8/8
2.7
0V
0.4
0.5
0.25
1
0.5
10
3
Conditions
See Note 3
—
Min
Typ
24
+0.5
+1
+20
V
DD
V
DD
- 2.7
Max
Units
kΩ
%
%
V
V
%
LSB
LSB
Ω
mA
ppm/˚C
pF
AC ELECTRICAL CHARACTERISTICS:
V
DD
= +2.7V to +5.5V, V
REF
H = V
DD
, V
REF
L = 0V
, unless otherwise specified
Symbol
Digital
t
CSMIN
t
CSS
t
CSH
t
DIS
t
DIH
t
DO1
t
DO0
t
HZ
t
LZ
t
BUSY
t
PS
t
PROG
t
CLK
H
t
CLK
L
f
C
Minimum CS Low Time
CS Setup Time
CS Hold Time
DI Setup Time
DI Hold Time
Output Delay to 1
Output Delay to 0
Output Delay to High-Z
Output Delay to Low-Z
Erase/Write Cycle Time
PROG Setup Time
Minimum Pulse Width
Minimum CLK High Time
Minimum CLK Low Time
Clock Frequency
DPP Settling Time to 1 LSB
150
100
0
50
50
—
—
—
—
—
150
700
500
300
DC
—
—
—
—
—
—
—
—
—
400
400
4
—
—
—
—
—
3
6
—
—
—
—
—
150
150
—
—
5
—
—
—
—
1
10
10
ns
ns
ns
ns
ns
ns
ns
ns
ns
ms
ns
ns
ns
ns
MHz
µs
µs
Parameter
Conditions
Min
Typ
Max
Units
C
L
=100pF,
see note 1
Analog
t
DS
C
LOAD
= 10 pF, V
DD
= +5V
C
LOAD
= 10 pF, V
DD
= +3V
NOTES:
1. All timing measurements are defined at the point of signal crossing V
DD
/ 2.
2. These parameters are periodically sampled and are not 100% tested.
3. The 24kΩ +20% resistors are configured as 4 resistors in parallel which would provide a measured value between V
REFH
and
V
REFL
of 6kΩ +20%. The individual 24kΩ resistors are not measurable but guaranteed by design and verification of the 6kΩ
+20% value.
3
Doc. No. 2006, Rev. E
TIMING
MIN/MAX
FROM
TO
CAT524
A. C. TIMING DIAGRAM
Doc. No. 2006, Rev. E
to
1
2
3
4
5
PARAM
NAME
t CLK H
t CLK H
Rising CLK edge to falling CLK edge
Min
CLK
t CLK L
Falling CLK edge to CLK rising edge
t CSH
t CLK L
t CSS
t CSH
Falling CLK edge for last data bit (DI)
to falling CS edge
Rising CS edge to next rising CLK edge
Min
Min
t CSS
Min
CS
t CSMIN
t CSMIN
Falling CS edge to rising CS edge
t DIS
Data valid to first rising CLK
edge after CS = high
Min
Min
t DIS
DI
t DIH
t DIH
t DO0
t LZ
t DO0
Rising CLK edge to end of data valid
Min
4
t HZ
t DO1
t PS
t PROG
t BUSY
1
2
3
4
5
Rising CLK edge to D0 = low
Rising CS edge to D0 becoming high
low impedance (active output)
Max
(Max)
t LZ
DO
t DO1
t HZ
Rising CLK edge to D0 = high
Falling CS edge to D0 becoming high
impedance (Tri-State)
t PS
Max
(Max)
PROG
Rising PROG edge to next rising
CLK edge
t PROG
Rising PROG edge to falling
PROG edge
t BUSY
Falling CLK edge after PROG=H to
rising RDY/BSY edge
Min
Min
RDY/BSY
Max
to
CAT524
PIN DESCRIPTION
Pin
1
2
3
4
5
6
7
8
9
10
11
12
13
14
DPP addressing is as follows:
Function
Power supply positive.
Clock input pin.Clock input pin.
Ready/Busy Output
Chip Select
Serial data input pin.
Serial data output pin.
Non-volatile Memory Programming
Enable Input
Power supply ground.
Minimum DPP output voltage.
DPP output channel 4.
DPP output channel 3.
DPP output channel 2.
DPP output channel 1.
Maximum DPP output voltage.
Name
V
DD
CLK
RDY/BSY
CS
DI
DO
PROG
GND
V
REFL
V
OUT4
V
OUT3
V
OUT2
V
OUT1
V
REFH
DPP OUTPUT
V
OUT1
V
OUT2
V
OUT3
V
OUT4
A0
0
1
0
1
A1
0
0
1
1
DEVICE OPERATION
The CAT524 is a quad 8-bit configured digitally
programmable potentiometer (DPP) whose outputs can
be programmed to any one of 256 individual voltage
steps. Once programmed, these output settings are
retained in non-volatile memory and will not be lost when
power is removed from the chip. Upon power up the
DPPs return to the settings stored in non-volatile memory.
Each DPP can be written to and read from independently
without effecting the output voltage during the read or
write cycle. Each output can also be temporarily adjusted
without changing the stored output setting, which is
useful for testing new output settings before storing
them in memory.
DIGITAL INTERFACE
The CAT524 employs a 3 wire serial, Microwire-like
control interface consisting of Clock (CLK), Chip Select
(CS) and Data In (DI) inputs. For all operations, address
and data are shifted in LSB first. In addition, all digital
data must be preceded by a logic “1” as a start bit. The
DPP address and data are clocked into the DI pin on the
clock’s rising edge. When sending multiple blocks of
information a minimum of two clock cycles is required
between the last block sent and the next start bit.
Multiple devices may share a common input data line by
selectively activating the CS control of the desired IC.
Data Outputs (DO) can also share a common line
because the DO pin is Tri-Stated and returns to a high
impedance when not in use.
CHIP SELECT
Chip Select (CS) enables and disables the CAT524’s
read and write operations. When CS is high data may be
read to or from the chip, and the Data Output (DO) pin is
active. Data loaded into the DPP control registers will
remain in effect until CS goes low. Bringing CS to a logic
low returns all DPP outputs to the settings stored in non-
volatile memory and switches DO to its high impedance
Tri-State mode.
Because CS functions like a reset the CS pin has been
equipped with a 30 ns to 90 ns filter circuit to prevent
noise spikes from causing unwanted resets and the loss
of volatile data.
CLOCK
The CAT524’s clock controls both data flow in and out of
the IC and non-volatile memory cell programming. Serial
data is shifted into the DI pin and out of the DO pin on the
clock’s rising edge. While it is not necessary for the clock
to be running between data transfers, the clock must be
operating in order to write to non-volatile memory, even
though the data being saved may already be resident in
the DPP wiper control register.
No clock is necessary upon system power-up. The
CAT524’s internal power-on reset circuitry loads data
from non-volatile memory to the DPPs without using the
external clock.
As data transfers are edge triggered clean clock
transitions are necessary to avoid falsely clocking data
into the control registers. Standard CMOS and TTL logic
families work well in this regard and it is recommended
that any mechanical switches used for breadboarding or
device evaluation purposes be debounced by a flip-flop
or other suitable debouncing circuit.
5
Doc. No. 2006, Rev. E
More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

CAT524L Related Products

CAT524L CAT524W CAT524JI CAT524P CAT524PI CAT524J
Description Digital Potentiometer, 1 Func, PDIP14, PLASTIC, LEAD FREE, DIP-14 Digital Potentiometer, 1 Func, PDSO14, LEAD FREE, SOIC-14 Digital Potentiometer, 1 Func, PDSO14, SOIC-14 Digital Potentiometer, 1 Func, PDIP14, PLASTIC, DIP-14 Digital Potentiometer, 1 Func, PDIP14, PLASTIC, DIP-14 Digital Potentiometer, 1 Func, PDSO14, SOIC-14
Is it Rohs certified? conform to conform to incompatible incompatible incompatible incompatible
Maker Catalyst Catalyst Catalyst Catalyst Catalyst Catalyst
Parts packaging code DIP SOIC SOIC DIP DIP SOIC
package instruction DIP, DIP14,.3 SOP, SOP14,.25 SOP, SOP14,.25 DIP, DIP14,.3 DIP, DIP14,.3 SOP, SOP14,.25
Contacts 14 14 14 14 14 14
Reach Compliance Code unknown unknown unknown unknown unknown unknown
Converter type DIGITAL POTENTIOMETER DIGITAL POTENTIOMETER DIGITAL POTENTIOMETER DIGITAL POTENTIOMETER DIGITAL POTENTIOMETER DIGITAL POTENTIOMETER
JESD-30 code R-PDIP-T14 R-PDSO-G14 R-PDSO-G14 R-PDIP-T14 R-PDIP-T14 R-PDSO-G14
JESD-609 code e3 e3 e0 e0 e0 e0
length 16.89 mm 8.65 mm 8.65 mm 16.89 mm 16.89 mm 8.65 mm
Number of functions 1 1 1 1 1 1
Number of terminals 14 14 14 14 14 14
Maximum operating temperature 70 °C 70 °C 85 °C 70 °C 85 °C 70 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code DIP SOP SOP DIP DIP SOP
Encapsulate equivalent code DIP14,.3 SOP14,.25 SOP14,.25 DIP14,.3 DIP14,.3 SOP14,.25
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form IN-LINE SMALL OUTLINE SMALL OUTLINE IN-LINE IN-LINE SMALL OUTLINE
Peak Reflow Temperature (Celsius) 260 260 240 240 240 240
power supply 3/5 V 3/5 V 3/5 V 3/5 V 3/5 V 3/5 V
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 4.57 mm 1.75 mm 1.75 mm 4.57 mm 4.57 mm 1.75 mm
surface mount NO YES YES NO NO YES
Temperature level COMMERCIAL COMMERCIAL INDUSTRIAL COMMERCIAL INDUSTRIAL COMMERCIAL
Terminal surface TIN TIN TIN LEAD TIN LEAD TIN LEAD TIN LEAD
Terminal form THROUGH-HOLE GULL WING GULL WING THROUGH-HOLE THROUGH-HOLE GULL WING
Terminal pitch 2.54 mm 1.27 mm 1.27 mm 2.54 mm 2.54 mm 1.27 mm
Terminal location DUAL DUAL DUAL DUAL DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
width 7.62 mm 3.9 mm 3.9 mm 7.62 mm 7.62 mm 3.9 mm

Recommended Resources

Audio DA conversion circuit using PCM1748

Aido ID509 switching power supply circuit

STK078-105 power amplifier circuit diagram

Single junction semiconductor tube trigger circuit-c

Keyed AGC circuit

Y-△ starting circuit that can prevent coil disconnection and has signal light detection

About various posts
I recently browsed the forum and found that there are very few new posts recently, almost all of them are old ones. Is it because there are not many people? Or am I opening it in the wrong way? What d...
feng134335 PCB Design
Share: Domestic power IC replaces foreign
Since 2019, the power management field has completed a number of investments, including Xiaomi and Huawei. In May 2019, Nanxin Semiconductor received RMB 100 million in Series B financing, with Shunwe...
qwqwqw2088 Robotics Development
【Let's play esp8266】The board has arrived
The delivery was a bit slow, but it finally arrived! Let's take a look at the full photo first! (Does each pin have only one pin?)But after connecting the power cord, I found that the power light was ...
凉冰 MicroPython Open Source section
Which book is good for learning single-chip microcomputer? 51 single-chip microcomputer tutorial book recommendation
I found a very good book on microcontrollers and would like to recommend it to beginners. It is suitable for self-study....
maiya123 51mcu
About NRF24L01
Has anyone used 51 to tune NRF24L01? I have a problem. When I use the code to check it, it is always not in place. However, when sending, the sending bit of the return value sta is indeed sent success...
科大超人 51mcu
Can lm324 achieve a 0.05hz second-order high-pass filter?
I am designing an ECG collector for class. I want to use LM324 to make a 0.05Hz high-pass filter. I don't know if it is feasible. No matter how I change the resistors and capacitors, the cut-off frequ...
tangjc2001 Analogue and Mixed Signal
Shortcut:   L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components

  1. OC-260-DJF-207AA-20
  2. CX12BZ-A2B2C260-35.0D20-3
  3. 7108J3V2SE12
  4. FREQ192SMX/15/30/-40+90/32PF
  5. FWJ-13-01-T-S-VS-P
  6. 0041.9118.6.2.1.022
  7. WJPAD2-751-S
  8. CTS1335X080B0P
  9. P4SMAJ90A_R1_10001
  10. P6SMBJ48_R1_00001
  11. CR1812B626RE04
  12. 201007J0394T4E

Popular Articles

  1. Isolation of SAR ADCs
  2. LiDAR market expected to reach US$5.7 billion in 2026, ADAS has great growth potential
  3. Structural characteristics and braking principle of self-braking motor
  4. C&K launches RKC2 tact switch following the RK series
  5. TI launches new GaN technology and works with Delta to create high-performance server power supplies
  6. Galaxy S22 Ultra is exposed again with rear quad-camera + laser autofocus
  7. xMEMS launches Montara Pro micro speaker with integrated DynamicVent
  8. Precautions before using megohmmeter for inspection
  9. How MCUs can unlock the full potential of electrified designs
  10. Tutorial 51 (3) - I/O Control Code Analysis

Technical ResourceMore

  1. Design and application of power factor correction circuit for switching power supply
  2. MATLAB Case 22 LVQ Neural Network Prediction - Face Orientation Recognition.rar
  3. MATLAB Case 21 LVQ Neural Network Classification - Breast Tumor Diagnosis.rar
  4. Altium Designer schematic library simulation symbol.SCHLIB
  5. Altium-Common 3D Package Library (Step) [Common Patch] PB-22E60 self-lock.rar
  6. Practical C language programming and typical examples for AVR microcontrollers
  7. C Modern Programming - Example Code
  8. Discussion on new applications of magnetic materials and devices_Microwave ferrite components_Li Shigen
  9. Cadence SPB16.2 Getting Started Tutorial
  10. 《Switching Power Converters：Medium and High Power》-Dorin O. Neacsu-Second Edi

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews
Index Files: 2485  1310  941  2902  111  51  27  19  59  3 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号