EEWORLDEEWORLDEEWORLD

Part Number

Search

EH1425SJTS-35.328MTR

Description
CRYSTAL OSCILLATOR, CLOCK, 35.328MHz, HCMOS/TTL OUTPUT, ROHS COMPLIANT, PLASTIC, J-LEADED, SMD, 4 PIN
CategoryPassive components    oscillator   
File Size172KB,6 Pages
ManufacturerECLIPTEK
Websitehttp://www.ecliptek.com
Environmental Compliance
Download Datasheet Parametric View All

EH1425SJTS-35.328MTR Overview

CRYSTAL OSCILLATOR, CLOCK, 35.328MHz, HCMOS/TTL OUTPUT, ROHS COMPLIANT, PLASTIC, J-LEADED, SMD, 4 PIN

EH1425SJTS-35.328MTR Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?conform to
MakerECLIPTEK
Reach Compliance Codenot_compliant
Other featuresTRI-STATE; ENABLE/DISABLE FUNCTION; TAPE AND REEL
maximum descent time6 ns
Frequency Adjustment - MechanicalNO
frequency stability25%
JESD-609 codee3
Installation featuresSURFACE MOUNT
Nominal operating frequency35.328 MHz
Maximum operating temperature70 °C
Minimum operating temperature
Oscillator typeHCMOS/TTL
Output load10 TTL, 50 pF
physical size14.0mm x 9.8mm x 4.7mm
longest rise time6 ns
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountYES
maximum symmetry60/40 %
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrier

EH1425SJTS-35.328MTR Preview

EH1425SJTS-35.328M TR
EH14 25 SJ
Series
RoHS Compliant 5.0V Plastic J-Lead SMD HCMOS/TTL
High Frequency Oscillator
Frequency Tolerance/Stability
±25ppm Maximum
Package
Operating Temperature Range
0°C to +70°C
RoHS
TS -35.328M TR
Packaging Options
Tape & Reel
Nominal Frequency
35.328MHz
Pin 1 Connection
Tri-State (Disabled Output: High Impedance)
Duty Cycle
50 ±10(%)
ELECTRICAL SPECIFICATIONS
Nominal Frequency
Frequency Tolerance/Stability
35.328MHz
±25ppm Maximum (Inclusive of all conditions: Calibration Tolerance at 25°C, Frequency Stability over the
Operating Temperature Range, Supply Voltage Change, Output Load Change, 1st Year Aging at 25°C,
Shock, and Vibration)
±5ppm/year Maximum
0°C to +70°C
5.0Vdc ±10%
50mA Maximum (No Load)
2.4Vdc Minimum with TTL Load, Vdd-0.4Vdc Minimum with HCMOS Load, IOH = -16mA
0.4Vdc Maximum with TTL Load, 0.5Vdc Maximum with HCMOS Load, IOL = +16mA
6nSec Maximum (Measured at 0.8Vdc to 2.0Vdc with TTL Load; Measured at 20% to 80% of waveform
with HCMOS Load)
50 ±10(%) (Measured at 1.4Vdc with TTL Load or at 50% of waveform with HCMOS Load)
10TTL Load or 50pF HCMOS Load Maximum
CMOS
Tri-State (Disabled Output: High Impedance)
+2.2Vdc Minimum to enable output, +0.8Vdc Maximum to disable output (High Impedance), No Connect to
enable output.
±250pSec Maximum, ±100pSec Typical
±50pSec Maximum, ±30pSec Typical
10mSec Maximum
-55°C to +125°C
Aging at 25°C
Operating Temperature Range
Supply Voltage
Input Current
Output Voltage Logic High (Voh)
Output Voltage Logic Low (Vol)
Rise/Fall Time
Duty Cycle
Load Drive Capability
Output Logic Type
Pin 1 Connection
Tri-State Input Voltage (Vih and Vil)
Absolute Clock Jitter
One Sigma Clock Period Jitter
Start Up Time
Storage Temperature Range
ENVIRONMENTAL & MECHANICAL SPECIFICATIONS
ESD Susceptibility
Fine Leak Test
Flammability
Gross Leak Test
Mechanical Shock
Moisture Resistance
Resistance to Soldering Heat
Resistance to Solvents
Solderability
Temperature Cycling
Vibration
MIL-STD-883, Method 3015, Class 1, HBM: 1500V
MIL-STD-883, Method 1014, Condition A (Internal Crystal Only)
UL94-V0
MIL-STD-883, Method 1014, Condition C (Internal Crystal Only)
MIL-STD-202, Method 213, Condition C
MIL-STD-883, Method 1004
MIL-STD-202, Method 210, Condition K
MIL-STD-202, Method 215
MIL-STD-883, Method 2003
MIL-STD-883, Method 1010, Condtion B
MIL-STD-883, Method 2007, Condition A
www.ecliptek.com | Specification Subject to Change Without Notice | Rev E 3/12/2011 | Page 1 of 6
EH1425SJTS-35.328M TR
MECHANICAL DIMENSIONS (all dimensions in millimeters)
PIN
5.080
±0.203
1
0.25 MIN
2
4
7.620
±0.203
9.8
MAX
3
3
4
MARKING
ORIENTATION
1
2
14.0
MAX
CONNECTION
Tri-State (High
Impedance)
Ground
Output
Supply Voltage
LINE MARKING
1
ECLIPTEK
35.328M
XXXXXX
XXXXXX=Ecliptek
Manufacturing Identifier
2
3
0.510 ±0.203
4.7
MAX
Suggested Solder Pad Layout
All Dimensions in Millimeters
1.27 (X4)
3.0 (X4)
5.8
Solder Land
(X4)
3.81
All Tolerances are ±0.1
www.ecliptek.com | Specification Subject to Change Without Notice | Rev E 3/12/2011 | Page 2 of 6
EH1425SJTS-35.328M TR
OUTPUT WAVEFORM & TIMING DIAGRAM
TRI-STATE INPUT
V
IH
V
IL
CLOCK OUTPUT
V
OH
80% or 2.0V
DC
50% or 1.4V
DC
20% or 0.8V
DC
V
OL
OUTPUT DISABLE
(HIGH IMPEDANCE
STATE)
t
PLZ
Fall
Time
Rise
Time
T
W
T
Duty Cycle (%) = T
W
/T x 100
t
PZL
Test Circuit for TTL Output
Output Load
Drive Capability
10TTL
5TTL
2TTL
10LSTTL
1TTL
R
L
Value
(Ohms)
390
780
1100
2000
2200
C
L
Value
(pF)
15
15
6
15
3
Oscilloscope
Frequency
Counter
Table 1: R
L
Resistance Value and C
L
Capacitance
Value Vs. Output Load Drive Capability
Supply
Voltage
(V
DD
)
Probe
(Note 2)
Output
R
L
(Note 4)
+
+
Power
Supply
_
+
Voltage
Meter
_
Current
Meter
_
+
0.01µF
(Note 1)
0.1µF
(Note 1)
C
L
(Note 3)
Power
Supply
_
Ground
No Connect
or Tri-State
Note 1: An external 0.1µF low frequency tantalum bypass capacitor in parallel with a 0.01µF high frequency
ceramic bypass capacitor close to the package ground and V
DD
pin is required.
Note 2: A low capacitance (<12pF), 10X attenuation factor, high impedance (>10Mohms), and high bandwidth
(>300MHz) passive probe is recommended.
Note 3: Capacitance value C
L
includes sum of all probe and fixture capacitance.
Note 4: Resistance value R
L
is shown in Table 1. See applicable specification sheet for 'Load Drive Capability'.
Note 5: All diodes are MMBD7000, MMBD914, or equivalent.
www.ecliptek.com | Specification Subject to Change Without Notice | Rev E 3/12/2011 | Page 3 of 6
EH1425SJTS-35.328M TR
Test Circuit for CMOS Output
Oscilloscope
Frequency
Counter
+
+
Power
Supply
_
+
Voltage
Meter
_
Current
Meter
_
Supply
Voltage
(V
DD
)
Probe
(Note 2)
Output
0.01µF
(Note 1)
0.1µF
(Note 1)
Ground
C
L
(Note 3)
No Connect
or Tri-State
Note 1: An external 0.1µF low frequency tantalum bypass capacitor in parallel with a 0.01µF high frequency
ceramic bypass capacitor close to the package ground and V
DD
pin is required.
Note 2: A low capacitance (<12pF), 10X attenuation factor, high impedance (>10Mohms), and high bandwidth
(>300MHz) passive probe is recommended.
Note 3: Capacitance value C
L
includes sum of all probe and fixture capacitance.
www.ecliptek.com | Specification Subject to Change Without Notice | Rev E 3/12/2011 | Page 4 of 6
EH1425SJTS-35.328M TR
Tape & Reel Dimensions
Quantity Per Reel: 1,000 units
4.0 ±0.2
2.0 ±0.1
1.5 +1.0/-0.0
0.3 ±0.1
11.5 ±0.1
24.0 ±0.3
10.75 ±0.10
A0*
12.0 ±0.1
*Compliant to EIA 481A
B0*
K0*
1.5 MIN
DIA 40 MIN
Access Hole at
Slot Location
30.4 MAX
360 MAX
DIA 50 MIN
DIA 20.2 MIN
2.5 MIN Width
10.0 MIN Depth
Tape slot in Core
for Tape Start
24.4 +2.0/-0.0
DIA 13.0 ±0.2
www.ecliptek.com | Specification Subject to Change Without Notice | Rev E 3/12/2011 | Page 5 of 6
Omron blood pressure monitor
Just got it, tested it, not bad:pleased:...
昱枫 Talking
Encountered an unscrupulous merchant of Xbao
The competition is coming soon. There are all kinds of scammers on Taobao. I am speechless when I encounter this kind of thing. They even threatened me in the end. Everyone, please pay attention to th...
qq1196117065 Talking
Awards Ceremony!! [Tell Your Story] Cross-platform Conversion
Event Link: 【Tell your story】Cross-platform conversion - do you do it? Or not? https://bbs.eeworld.com.cn/thread-292112-1-2.html I believe that the conversion experiences shared by everyone after the ...
EEWORLD社区 MCU
Help
This is a 315M key transmitter circuit made by someone else. When the DATA signal is generated, the 6 keys are generated through the encoding chip. How to analyze this circuit? I need advice from expe...
yanjianguo Analog electronics
Today at 10:00 TI live broadcast: Detailed introduction to "Bidirectional CLLLC resonant, dual active bridge (DAB) reference design"
Live broadcast time: 10:00-11:30 today Live Topic: Bidirectional CLLLC Resonance, Dual Active Bridge (DAB) Reference Design Live Broadcast Introduction: The CLLLC resonant DAB with bidirectional power...
nmg TI Technology Forum
Modesim simulation error!!!!
I wrote a top-level file of a module driving LCD1602 in Verilog language in Quartus 2. Why does the following prompt appear when simulating in ModelSim ?Note:E/examples/lcdd/lcd1602_test.vhd(154): (vo...
eeleader-mcu FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2005  903  2667  985  1229  41  19  54  20  25 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号