datasheet
EEWORLDEEWORLDEEWORLD
Datasheet
Part Number

Keyword

Search
Keyword

Part Number

Search
Datasheet> All Categories > logic> logic> 873995AY
PDF
Preview

873995AY

Description
Clock Driver, 873995 Series, 6 True Output(s), 0 Inverted Output(s), PQFP48, 7 X 7 MM, 1 MM HEIGHT, MS-026, TQFP-48
Categorylogic    logic   
File Size332KB，20 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric Compare View All

873995AY Overview

Clock Driver, 873995 Series, 6 True Output(s), 0 Inverted Output(s), PQFP48, 7 X 7 MM, 1 MM HEIGHT, MS-026, TQFP-48

873995AY Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerIDT (Integrated Device Technology)
Parts packaging codeQFP
package instructionTFQFP, TQFP48,.35SQ
Contacts48
Reach Compliance Codenot_compliant
ECCN codeEAR99
series873995
Input adjustmentDIFFERENTIAL MUX
JESD-30 codeS-PQFP-G48
JESD-609 codee0
length7 mm
Logic integrated circuit typeCLOCK DRIVER
Number of functions1
Number of inverted outputs
Number of terminals48
Actual output times6
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialPLASTIC/EPOXY
encapsulated codeTFQFP
Encapsulate equivalent codeTQFP48,.35SQ
Package shapeSQUARE
Package formFLATPACK, THIN PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)225
power supply3.3 V
Certification statusNot Qualified
Same Edge Skew-Max（tskwd）0.1 ns
Maximum seat height1.2 mm
Maximum supply voltage (Vsup)3.465 V
Minimum supply voltage (Vsup)3.135 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
Temperature levelCOMMERCIAL
Terminal surfaceTIN LEAD
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperature30
width7 mm
minfmax640 MHz

873995AY Preview

DIFFERENTIAL-TO-3.3V LVPECL
ZERO DELAY/MULTIPLIER/DIVIDER
ICS873995
G
ENERAL
D
ESCRIPTION
The ICS873995 is a Zero Delay/Multiplier/Divider
with hitless input clock switching capability and a
HiPerClockS™
member of the HiPerClockS™ family of low jitter/
phase noise devices from IDT. The ICS873995 is
ideal for use in redundant, fault tolerant clock trees
where low phase noise and low jitter are critical. The device
receives two differential LVPECL clock signals from which it
generates 6 LVPECL clock outputs with “zero” delay. The out-
put divider and feedback divider selections also allow for
frequency multiplication or division.
F
EATURES
•
Six differential 3.3V LVPECL outputs
•
Selectable differential clock inputs
•
CLKx, nCLKx pair can accept the following differential
input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL
•
Input clock frequency range: 49MHz to 213.33MHz
•
Output clock frequency range: 49MHz to 640MHz
•
VCO range: 490MHz to 640MHz
•
External feedback for “zero delay” clock regeneration
with configurable frequencies
•
Output skew: 100ps (maximum)
•
RMS phase jitter (1.875MHz - 20MHz): 0.77ps (typical)
assuming a low phase noise reference clock input
•
3.3V supply voltage
•
0°C to 70°C ambient operating temperature
•
Available in both standard (RoHS 5) and lead-free (RoHS 6)
packages
IC
S
The ICS873995 Dynamic Clock Switch (DCS) circuit
continuously monitors both input clock signals. Upon detection
of a failure (input clock stuck LOW or HIGH for at least 1 period),
INP_BAD for that clock will be set HIGH. If that clock is the
primary clock, the DCS will switch to the good secondary clock
and phase/frequency alignment will occur with minimal output
phase disturbance.
The low jitter characteristics combined with input clock
monitoring and automatic switching from bad to good input
clocks make the ICS873995 an ideal choice for mission criti-
cal applications that utilize 1G or 10G Ethernet or 1G/4G/10G
Fibre Channel.
B
LOCK
D
IAGRAM
P
IN
A
SSIGNMENT
MAN_OVERRIDE
V
CC
INP1BAD
INP0BAD
CLK_INDICATOR
NFB2
NFB1
NFB0
V
CCA
nQFB
QFB
V
CCO
_
FB
NA[2:0]
PLL_SEL
CLK_INDICATOR
INP1BAD
INP0BAD
nINIT
SEL_CLK
3
nMR
NA[2:0]
000 ÷1
001 ÷2
010 ÷3
011 ÷4
100 ÷5
101 ÷6
110 ÷8
111 ÷10
(default)
Dynamic Switch
Logic
QA0
nQA0
QA1
nQA1
QA2
nQA2
QB0
nQB0
QB1
nQB1
QB2
nQB2
0
1
MAN_OVERRIDE
CLK0
nCLK0
CLK1
nCLK1
EXT_FB
nEXT_FB
Phase
Detector
VCO
490MHz - 640MHz
0
1
NB[2:0]
000 ÷1
001 ÷2
010 ÷3
011 ÷4
100 ÷5
101 ÷6
110 ÷8
111 ÷10
(default)
nMR
NFB[2:0]
000 Reserved
001 Reserved
010 ÷3
011 ÷4
100 ÷5
101 ÷6
110 ÷8
111 ÷10
(default)
PLL_SEL
nMR
nINIT
V
EE
CLK0
nCLK0
CLK1
nCLK1
EXT_FB
nEXT_FB
SEL_CLK
V
EE
48 47 46 45 44 43 42 41 40 39 38 37
1
36
2
35
3
34
4
33
5
32
48-Lead TQFP, E-Pad
6
31
7mm x 7mm x 1.0mm
7
30
package body
8
29
Y Package
9
28
Top View
10
27
11
26
12
25
13 14 15 16 17 18 19 20 21 22 23 24
ICS873995
V
CCO
_
A
QA0
nQA0
QA1
nQA1
QA2
nQA2
V
CCO
_
A
V
CCO
_
B
QB0
nQB0
QB1
NB[2:0]
3
nMR
QFB
nQFB
NFB[2:0]
3
IDT
™
/ ICS
™
LVPECL ZERO DELAY/MULTIPLIER/DIVIDER
1
ICS873995AY REV. A SEPTEMBER 11, 2008
V
CC
NB0
NB1
NB2
V
EE
NA0
NA1
NA2
V
CCO
_
B
nQB2
QB2
nQB1
ICS873995
DIFFERENTIAL-TO-3.3V LVPECL ZERO DELAY/MULTIPLIER/DIVIDER
T
ABLE
1. P
IN
D
ESCRIPTIONS
Number
1
Name
PLL_SEL
Input
Type
Pullup
Description
Selects between the PLL and reference clock as the input to the
dividers. When LOW, selects reference clock.When HIGH, selects
PLL. LVCMOS / LVTTL interface levels.
Active LOW Master Reset. When logic LOW, the internal dividers are
reset causing the true outputs Qx to go low and the inver ted outputs
nQx to go high. When logic HIGH, the internal dividers and the
outputs are enabled. LVCMOS / LVTTL interface levels.
When HIGH-to-LOW, resets the input bad flags and aligns
CLK_INDICATOR to SEL_CLK. LVCMOS / LVTTL interface levels.
Negative supply pins.
Non-inver ting differential clock input.
Inver ting differential clock input. V
CC
/2 default when left floating.
Non-inver ting differential clock input.
Inver ting differential clock input. V
CC
/2 default when left floating.
Differential external feedback.
Differential external feedback. V
CC
/2 default when left floating.
2
nMR
Input
Pullup
3
4, 12, 17
5
6
7
8
9
10
11
13, 47
14, 15, 16
18, 19, 20
21, 28
22, 23
24, 25
26, 27
29, 36
30, 31
32, 33
34, 35
37
38, 39
40
41, 42,
43
44
45
nINIT
V
EE
CLK0
nCLK0
CLK1
nCLK1
EXT_FB
nEXT_FB
SEL_CLK
V
CC
NB0, NB1, NB2
NA0, NA1, NA2
V
CCO_B
nQB2, QB2
nQB1, QB1
nQB0, QB0
V
CCO_A
nQA2, QA2
nQA1, QA1
nQA0, QA0
V
CCO_FB
QFB, nQFB
V
CCA
NFB0, NFB1,
NFB2
CLK_INDICATOR
INP0BAD
Input
Power
Input
Input
Input
Input
Input
Input
Input
Power
Input
Input
Power
Output
Output
Output
Power
Output
Output
Output
Power
Output
Power
Input
Output
Output
Pullup
Pulldown
Pullup/
Pulldown
Pulldown
Pullup/
Pulldown
Pulldown
Pullup/
Pulldown
Selects the primar y reference clock. When LOW, selects CLK0 as the
Pulldown primar y clock source. When HIGH, selects CLK1 as the primar y clock
source. LVCMOS / LVTTL interface levels.
Core supply pins.
Pullup
Pullup
Bank B output divider control pins. LVCMOS / LVTTL interface levels.
Bank A output divider control pins. LVCMOS / LVTTL interface levels.
Output supply voltage for B Bank outputs.
Differential output pair. LVPECL interface levels.
Differential output pair. LVPECL interface levels.
Differential output pair. LVPECL interface levels.
Output supply voltage for A Bank outputs.
Differential output pair. LVPECL interface levels.
Differential output pair. LVPECL interface levels.
Differential output pair. LVPECL interface levels.
Output supply voltage for FB outputs.
Feedback outputs. LVPECL interface levels.
Analog supply pin.
Pullup
Feedback divider control pins. LVCMOS / LVTTL interface levels.
Clock indicator pin. When LOW, CLK0, nCLK0 is selected, when
HIGH, CLK1, nCLK1 is selected. LVCMOS / LVTTL interface levels.
Indicates detection of a bad input reference clock 0 with respect to
the feedback signal. The output is active HIGH.
LVCMOS / LVTTL interface levels.
NOTE:
Pullup
and
Pulldown
refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.
IDT
™
/ ICS
™
LVPECL ZERO DELAY/MULTIPLIER/DIVIDER
2
ICS873995AY REV. A SEPTEMBER 11, 2008
ICS873995
DIFFERENTIAL-TO-3.3V LVPECL ZERO DELAY/MULTIPLIER/DIVIDER
T
ABLE
1. P
IN
D
ESCRIPTIONS
,
CONTINUED
Number
46
Name
INP1BAD
Type
Output
Description
Indicates detection of a bad input reference clock 1 with respect to
the feedback signal. The output is active HIGH.
LVCMOS / LVTTL interface levels.
Manual override. When HIGH, disables internal clock switch circuitry
Pulldown and CLK_INDICATOR will track SEL_CLK. When LOW, Dynamic
Clock Switch is enabled. LVCMOS / LVTTL interface levels.
48
MAN_OVERRIDE
Input
NOTE:
Pullup
and
Pulldown
refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.
T
ABLE
2. P
IN
C
HARACTERISTICS
Symbol
C
IN
R
PULLUP
R
PULLDOWN
Parameter
Input Capacitance
Input Pullup Resistor
Input Pulldown Resistor
Test Conditions
Minimum
Typical
4
51
51
Maximum
Units
pF
kΩ
kΩ
T
ABLE
3A. F
EEDBACK
D
IVIDER
F
UNCTION
T
ABLE
NFB[2:0]
000
001
010
011
100
101
110
Feedback Divider Value
1
2
3
4
5
6
8
Output Frequency Range
N/A
NOTE1
N/A
NOTE1
163.33MHz - 200MHz
122.5MHz - 160MHz
98MHz - 128MHz
81.66MHz - 106.66MHz
61.25MHz - 80MHz
111
10
49MHz - 64MHz
NOTE 1: The Phase Detector has a maximum frequency limit of 200MHz, so these values cannot be used for feedback.
The reason these options are available is for applications that use an output on Bank A or Bank B for feedback and the
QFB/nQFB pair for a high frequency output. For example, a user may need two 62.5MHz outputs, three 125MHz outputs
and one 625MHz output from a 62.5MHz reference clock. For this case, the user would use one of the Bank A Outputs for
feedback and set the bank for /10, and use the other two Bank A Outputs to drive the 2 loads. The Bank B Output Divider
would be set for /5, and the Feedback Divider would be set for /1.
T
ABLE
3B. NA/NB B
ANK
D
IVIDER
F
UNCTION
T
ABLE
NA[2:0], NB[2:0]
000
001
010
011
100
101
110
111
Bank A/B Divider Value
1
2
3
4
5
6
8
10
Output Frequency Range
490MHz - 640MHz
245MHz - 320MHz
163.33MHz - 213.33MHz
122.5MHz - 160MHz
98MHz - 128MHz
81.66MHz - 106.66MHz
61.25MHz - 80MHz
49MHz - 64MHz
IDT
™
/ ICS
™
LVPECL ZERO DELAY/MULTIPLIER/DIVIDER
3
ICS873995AY REV. A SEPTEMBER 11, 2008
ICS873995
DIFFERENTIAL-TO-3.3V LVPECL ZERO DELAY/MULTIPLIER/DIVIDER
A
BSOLUTE
M
AXIMUM
R
ATINGS
Supply Voltage, V
CC
Inputs, V
I
Outputs, I
O
Continuous Current
Surge Current
Package Thermal Impedance,
θ
JA
Storage Temperature, T
STG
4.6V
-0.5V to V
CC
+ 0.5 V
50mA
100mA
31.8°C/W (0 mps)
-65°C to 150°C
NOTE: Stresses beyond those listed under Absolute
Maximum Ratings may cause permanent damage to the
device. These ratings are stress specifications only. Functional op-
eration of product at these conditions or any conditions beyond
those listed in the
DC Characteristics
or
AC Characteristics
is not
implied. Exposure to absolute maximum rating conditions for ex-
tended periods may affect product reliability.
T
ABLE
4A. P
OWER
S
UPPLY
DC C
HARACTERISTICS
,
V
CC
= V
CCA
= V
CCO_A
= V
CCO_B
= V
CCO_FB
= 3.3V±5%, T
A
= 0°C
TO
70°C
Symbol
V
CC
V
CCA
V
CCO_A, _B, _FB
I
EE
I
CCA
Parameter
Core Supply Voltage
Analog Supply Voltage
Output Supply Voltage
Power Supply Current
Analog Supply Current
Test Conditions
Minimum
3.135
V
CC
– 0.15
3.135
Typical
3.3
3.3
3.3
Maximum
3.465
V
CC
3.465
300
15
Units
V
V
V
mA
mA
T
ABLE
4B. LVCMOS/LVTTL DC C
HARACTERISTICS
,
V
CC
= V
CCA
= 3.3V±5%, T
A
= 0°C
TO
70°C
Symbol
V
IH
V
IL
Parameter
Input High Voltage
Input Low Voltage
LVCMOS Inputs
LVCMOS Inputs
NA[2:0], NB[2:0],
NFB[2:0], PLL_SEL,
nINIT, nMR
SEL_CLK,
MAN_OVERRIDE
NA[2:0], NB[2:0],
NFB[2:0], PLL_SEL,
nINIT, nMR
SEL_CLK,
MAN_OVERRIDE
Test Conditions
Minimum
2
-0.3
V
IN
= V
CC
= 3.465V
V
IN
= V
CC
= 3.465V
V
IN
= 0V, V
CC
= 3.465V
V
IN
= 0V, V
CC
= 3.465V
-150
-5
Typical
Maximum
V
CC
+ 0.3
0.8
5
150
Units
V
V
µA
µA
µA
µA
I
IH
Input High Current
I
IL
Input Low Current
T
ABLE
4C. D
IFFERENTIAL
DC C
HARACTERISTICS
,
V
CC
= V
CCA
= V
CCO_A
= V
CCO_B
= V
CCO_FB
= 3.3V±5%, T
A
= 0°C
TO
70°C
Symbol
I
IH
Parameter
CLK0, CLK1,
EXT_FB
Input High Current
nCLK0, nCLK1,
nEXT_FB
CLK0, CLK1,
EXT_FB
Input Low Current
nCLK0, nCLK1,
nEXT_FB
Peak-to-Peak Input Voltage
Test Conditions
V
IN
= V
CC
= 3.465V
V
IN
= V
CC
= 3.465V
V
IN
= 0V, V
CC
= 3.465V
V
IN
= 0V, V
CC
= 3.465V
-5
-150
0.15
1.3
V
CC
- 0.85
Minimum
Typical
Maximum
150
150
Units
µA
µA
µA
µA
V
V
I
IL
V
PP
V
CMR
Common Mode Input Voltage; NOTE 1, 2
V
EE
+ 0.5
NOTE 1: Common mode voltage is defined as V
IH
.
NOTE 2: For single ended applications, the maximum input voltage for CLKx, nCLKx is V
CC
+ 0.3V.
IDT
™
/ ICS
™
LVPECL ZERO DELAY/MULTIPLIER/DIVIDER
4
ICS873995AY REV. A SEPTEMBER 11, 2008
ICS873995
DIFFERENTIAL-TO-3.3V LVPECL ZERO DELAY/MULTIPLIER/DIVIDER
T
ABLE
4D. LVPECL DC C
HARACTERISTICS
,
V
CC
= V
CCA
= V
CCO_A
= V
CCO_B
= V
CCO_FB
= 3.3V±5%, T
A
= 0°C
TO
70°C
Symbol
V
OH
V
OL
V
SWING
Parameter
Output High Voltage; NOTE 1
Output Low Voltage; NOTE 1
Peak-to-Peak Output Voltage Swing
Test Conditions
Minimum
V
CCO_X
- 1.4
V
CCO_X
- 2.0
0.6
Typical
Maximum
V
CCO_X
- 0.9
V
CCO_X
- 1.7
1. 0
Units
V
V
V
NOTE 1: Outputs terminated with 50
Ω
to V
CCO_A, _B, _FB
= - 2V.
T
ABLE
5. AC C
HARACTERISTICS
,
V
CC
= V
CCA
= V
CCO_A
= V
CCO_B
= V
CCO_FB
= 3.3V±5%, T
A
= 0°C
TO
70°C
Symbol
f
VCO
t(Ø)
t
jit(ø)
Parameter
PLL VCO Lock Range
Static Phase Offset; NOTE 2
RMS Phase Jitter (Random); NOTE 7
Output Skew; NOTE 3
Bank Skew; NOTE 4
62.5MHz Output;
NOTE 1, 5
125MHz Output;
NOTE 1, 5
62.5MHz Output;
NOTE 1, 6
125MHz Output;
NOTE 1, 6
30
Tested at
typical conditions
60
45
90
M>2
odc
t
R /
t
F
Output Duty Cycle
Output Rise/Fall Time
M=2
M=1
20% to 80%
47
45
40
250
53
55
60
600
PLL_SEL = HIGH
Test Conditions
Minimum
490
60
0.77
100
80
Typical
Maximum
640
Units
MHz
ps
ps
ps
ps
ps/cycle
ps/cycle
ps/cycle
ps/cycle
%
%
%
ps
t
sk(o)
t
sk(b)
Δ
PER/CYCLE
Rate of change
of Periods
All parameters measured at f
MAX
unless noted otherwise.
NOTE 1: These parameters are guaranteed by characterization. Not tested in production.
NOTE 2: Defined as the time difference between the input reference clock and the average feedback input signal,
when the PLL is locked and the input reference frequency is stable.
NOTE 3: Defined as skew within a bank of outputs at the same voltages and with equal load conditions.
NOTE 4: Defined as skew between outputs at the same supply voltage and with equal load conditions.
Measured at the output differential cross points.
NOTE 5: Specification holds for a clock switch between two signals no greater than 400ps out of phase.
Delta period change per cycle is averaged over the clock switch excursion.
NOTE 6: Specification holds for a clock switch between two signals greater than 400ps out of phase.
Delta period change per cycle is averaged over the clock switch excursion.
NOTE 7: Please refer to the Phase Noise Plot.
IDT
™
/ ICS
™
LVPECL ZERO DELAY/MULTIPLIER/DIVIDER
5
ICS873995AY REV. A SEPTEMBER 11, 2008
More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

873995AY Related Products

873995AY 873995AYT
Description Clock Driver, 873995 Series, 6 True Output(s), 0 Inverted Output(s), PQFP48, 7 X 7 MM, 1 MM HEIGHT, MS-026, TQFP-48 Clock Driver, 873995 Series, 6 True Output(s), 0 Inverted Output(s), PQFP48, 7 X 7 MM, 1 MM HEIGHT, MS-026, TQFP-48
Is it lead-free? Contains lead Contains lead
Is it Rohs certified? incompatible incompatible
Maker IDT (Integrated Device Technology) IDT (Integrated Device Technology)
Parts packaging code QFP QFP
package instruction TFQFP, TQFP48,.35SQ TFQFP, TQFP48,.35SQ
Contacts 48 48
Reach Compliance Code not_compliant not_compliant
ECCN code EAR99 EAR99
series 873995 873995
Input adjustment DIFFERENTIAL MUX DIFFERENTIAL MUX
JESD-30 code S-PQFP-G48 S-PQFP-G48
JESD-609 code e0 e0
length 7 mm 7 mm
Logic integrated circuit type CLOCK DRIVER CLOCK DRIVER
Number of functions 1 1
Number of terminals 48 48
Actual output times 6 6
Maximum operating temperature 70 °C 70 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code TFQFP TFQFP
Encapsulate equivalent code TQFP48,.35SQ TQFP48,.35SQ
Package shape SQUARE SQUARE
Package form FLATPACK, THIN PROFILE, FINE PITCH FLATPACK, THIN PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius) 225 225
power supply 3.3 V 3.3 V
Certification status Not Qualified Not Qualified
Same Edge Skew-Max（tskwd） 0.1 ns 0.1 ns
Maximum seat height 1.2 mm 1.2 mm
Maximum supply voltage (Vsup) 3.465 V 3.465 V
Minimum supply voltage (Vsup) 3.135 V 3.135 V
Nominal supply voltage (Vsup) 3.3 V 3.3 V
surface mount YES YES
Temperature level COMMERCIAL COMMERCIAL
Terminal surface TIN LEAD TIN LEAD
Terminal form GULL WING GULL WING
Terminal pitch 0.5 mm 0.5 mm
Terminal location QUAD QUAD
Maximum time at peak reflow temperature 30 30
width 7 mm 7 mm
minfmax 640 MHz 640 MHz

Recommended Resources

Comparison of LC Oscillators - Capacitive Three-Point Oscillator

vehicle immobilizer

Monitor Negative Supply Circuit Diagram

4 frequency multiplier circuit

Power amplifier interface circuit

Amplification circuit for lead sulfide photoelectric components

Designing LED Matrix Using WEBENCH
I remember a few months ago, a friend of mine wanted to design a super bright large array LED. At that time, he searched all over the Internet for solutions. Now it is easy. I saw the LED architecture...
ddllxxrr Analogue and Mixed Signal
【Baby Show】+Cute little girl
The above are photos of the baby when he was one year old, one and a half years old, and two years old. Doesn’t he look cute? It’s not easy to take care of a baby. I hope the baby grows up healthy and...
flower_huanghua Talking
Attached to the elegant and elegant, the actual test of the multimeter on the street stall -- for those who don't want to buy FLUKE
I won't elaborate on the reasons, but simply list some incomplete test data. For those who don't want to or feel it's unnecessary to buy a FLUKE meter, it may be of some reference value. The test mete...
wanggq Test/Measurement
UCOS FOR LPC2148 porting under KEIL-6 simple tasks
For reference only!...
yueliang Real-time operating system RTOS
About MSP430 serial port sending data
//**************************************************************************** // Serial port 1 sends data function//************************************************************************ void Send_...
vleang Microcontroller MCU
(Environmentally friendly design) Degradable and environmentally friendly concept mobile phone
Je-Hyun Kim's degradable, grass-covered phone is made of hay and some degradable materials. It was presented as the "Natural Year Phone" in 2008. It is the first mobile phone with a shelf life. This g...
xyh_521 Creative Market
Shortcut:   L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components

  1. 204GT-1
  2. 151035-1022
  3. TOAD347-RX
  4. HW-17-07-T-D-450-230
  5. 022-14-2065
  6. SLRN422100BBDACS
  7. Q19EP7GYYGY12E-086
  8. TMC0255R620FE02NI
  9. BZT52-C3V9ST/R13
  10. MMBZ5227BV_R1_00001
  11. S3D24.576000B20F30T
  12. 0805W8J0433T5E

Popular Articles

  1. Application of digital filtering function in circuit noise interference test
  2. Intel: Building a new digital infrastructure for cities with the power of ecology
  3. Calculator assembly language based on 51 single chip microcomputer
  4. Apple iPhone 14 may enter OEM trial production stage
  5. High-quality optoelectronic devices for safe circuit isolation
  6. Flexible PCB Technology Analysis
  7. SABIC launches antistatic LNP™ compound to meet increasingly stringent ATEX regulations
  8. Microchip Launches Industry-Leading 3.3 kV Silicon Carbide (SiC) Power Devices
  9. How to remotely control a portable power quality analyzer?

Technical ResourceMore

  1. New energy pure electric vehicle energy storage high and low voltage wiring harness connector-distribution box
  2. Infrared tracking circuit diagram
  3. MATLAB Case 6 PID Neural Network Decoupling Control Algorithm_Multivariable System Control.rar
  4. MATLAB Case 17 SOM Neural Network Data Classification - Diesel Engine Fault Diagnosis.rar
  5. Fudan Microelectronics 2017 written examination questions
  6. MATLAB Case 11 Optimization of Continuous Hopfield Neural Network - Traveling Salesman Problem Optimization Calculation.rar
  7. 2008 Shandong Province Competition Outstanding Papers Collection
  8. Industrial serial port screen solution: Application of large color screen in laser cleaning equipment (large color serial port screen solution)
  9. LLC Half-bridge Resonant Inductor Design
  10. 台达厂鋼板制作通用規範

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews
Index Files: 910  2652  2915  1215  71  19  54  59  25  2 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号