530QA1080M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530QA1080M00DG

530QA1080M00DG: DescriptionCMOS/TTL Output Clock Oscillator, 1080MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530QA1080M00DG Overview

CMOS/TTL Output Clock Oscillator, 1080MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530QA1080M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1080 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Automatic reciprocating control circuit with inching function

ICBT internal equivalent circuit diagram

Photoelectric sensing three-phase phase failure protection circuit

Oscillator circuit composed of 555 integrated circuit

Push-pull switching regulated power supply circuit composed of CW1524

875p computer motherboard circuit diagram_083

About ad acquisition high impedance target source: Is it possible to use an AD to collect the voltage of a device with an impedance of 30M and use a voltage follower to increase the impedance of the AD? In this case, will it have any effect if the vol...; dswu233 MCU

UCOS Mailbox Help: void Task1(void *pdata) //Priority 3 { uint8 err,i,j=0; uint8 data[8]; pdata = pdata; // Avoid compilation warnings Set_Output(ARMLED,0); while(1) { Output (ARMLED,0); OSTimeDly(OS_TICKS_PER_SEC / 2);...; wxmpla Real-time operating system RTOS

Ultimate Electronics: A free interactive e-book combining mathematics, physics, and engineeringhttps://ultimateelectronicsbook.com/...; dcexpert DIY/Open Source Hardware

P89C51RB2-RC2-RD2 Data Sheet: P89C51RB2/RC2/RD2 has 16K32K64K parallel programmable non-volatile FLASH program memory, and can realize serial in-system programming and in-application programming of the device. In-system programmin...; rain Analog electronics

How do you write the SPI master mode read function?: When I write the read function in SPI master mode, I am used to using an infinite loop to wait for a data to be sent. But I feel that the infinite loop is unreasonable, but if I use a delay instead, I...; l0700830216 MCU

EEWORLD University ----TI Automotive Instrument Solutions: TI Automotive Instrumentation Solutions : https://training.eeworld.com.cn/course/5535...; hi5 Talking

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components