530UB1398M00DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530UB1398M00DGR

530UB1398M00DGR: DescriptionCMOS/TTL Output Clock Oscillator, 1398MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530UB1398M00DGR Overview

CMOS/TTL Output Clock Oscillator, 1398MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530UB1398M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1398 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Internal structure block diagram of infrared remote control chip uPC1373

Interference-free electric fan speed regulator circuit

BL0509 type application connection circuit

Voltage type low voltage electric shock safety circuit

simple electronic hypnosis device

Computer motherboard circuit diagram 815 4_58

Coke power cell phone: This concept phone was designed by a young Chinese designer, Daizi Zheng. It uses carbohydrates to generate electricity, providing energy support for the work of the mobile phone's bio-battery. This b...; xyh_521 Creative Market

【Transfer】Using Matlab 2015a for Altera SoC Hardware and Software Co-design: 链接：[url]http://cn.mathworks.com/help/hdlcoder/examples/getting-started-with-hardware-software-codesign-workflow-for-altera-soc-platform.html[/url][align=left]This example shows how to use the HDL Code...; chenzhufly FPGA/CPLD

PIC18 series microcontroller timer application: Hello everyone, I am new to PIC microcontrollers, using PIC18 series chips (mcc18 compiler), but I can't get through the PIC microcontroller's timer now. The code I wrote with reference to the data sh...; Rephontil Microchip MCU

Please tell me how to port the SDHC driver under 5.0BSP to 4.2BSP in WinCE5.0+S3C2440 environment!!!: As the title says, please give me some advice, thank you. . . I know I need to modify the interrupt part, because the interrupt mechanism of the two versions is different. I would like to ask for the ...; 406791698 Embedded System

[Help] Read and write flash (how are floating point numbers stored?): 1. How are floating point numbers stored in flash? (For example, how is 1.2 stored in flash?)2. Is there any difference between saving floating point numbers and integers when writing and reading flas...; lisongying658 Microcontroller MCU

What are the real-time requirements of smartphone operating systems?: I am writing my graduation thesis, and one of the sections has to be about this topic. But I can't find the right material. Can any brother introduce it to me? I am very grateful....; jasonb Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components