EEWORLDEEWORLDEEWORLD

Part Number

Search

UT54ACTS164-UCC

Description
Serial In Parallel Out, ACT Series, 8-Bit, Right Direction, True Output, CMOS, CDFP14, BOTTOM-BRAZED, CERAMIC, DFP-14
Categorylogic    logic   
File Size64KB,6 Pages
ManufacturerCobham PLC
Download Datasheet Parametric View All

UT54ACTS164-UCC Overview

Serial In Parallel Out, ACT Series, 8-Bit, Right Direction, True Output, CMOS, CDFP14, BOTTOM-BRAZED, CERAMIC, DFP-14

UT54ACTS164-UCC Parametric

Parameter NameAttribute value
MakerCobham PLC
package instructionDFP, FL14,.3
Reach Compliance Codeunknown
Counting directionRIGHT
seriesACT
JESD-30 codeR-CDFP-F14
Logic integrated circuit typeSERIAL IN PARALLEL OUT
Maximum Frequency@Nom-Sup83000000 Hz
Number of digits8
Number of functions1
Number of terminals14
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output polarityTRUE
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDFP
Encapsulate equivalent codeFL14,.3
Package shapeRECTANGULAR
Package formFLATPACK
power supply5 V
propagation delay (tpd)21 ns
Certification statusNot Qualified
Maximum seat height2.921 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal formFLAT
Terminal pitch1.27 mm
Terminal locationDUAL
Trigger typePOSITIVE EDGE
width6.2865 mm

UT54ACTS164-UCC Preview

UT54ACS164/UT54ACTS164
Radiation-Hardened
8-Bit Shift Registers
FEATURES
AND-gated (enable/disable) serial inputs
Fully buffered clock and serial inputs
Direct clear
radiation-hardened CMOS
- Latchup immune
High speed
Low power consumption
Single 5 volt supply
Available QML Q or V processes
Flexible package
- 14-pin DIP
- 14-lead flatpack
DESCRIPTION
The UT54ACS164 and the UT54ACTS164 are 8-bit shift reg-
isters which feature AND-gated serial inputs and an asynchro-
nous clear. The gated serial inputs (A and B) permit complete
control over incoming data. A low at either input inhibits entry
of new data and resets the first flip-flop to the low level at the
next clock pulse. A high-level at both serial inputs sets the first
flip-flop to the high level at the next clock pulse. Data at the
serial inputs may be changed while the clock is high or low,
providing the minimum setup time requirements are met.
Clocking occurs on the low-to-high-level transition of the clock
input.
The devices are characterized over full military temperature
range of -55 C to +125 C.
FUNCTION TABLE
INPUTS
CLR
L
H
H
H
H
CLK
X
L
A
X
X
H
L
X
B
X
X
H
X
L
Q
A
L
Q
A0
H
L
L
OUTPUTS
Q
B
L
Q
B0
Q
An
Q
An
Q
An
...
PINOUTS
14-Pin DIP
Top View
A
B
Q
A
Q
B
Q
C
Q
D
V
SS
1
2
3
4
5
6
7
14
13
12
11
10
9
8
V
DD
Q
H
Q
G
Q
F
Q
E
CLR
CLK
14-Lead Flatpack
Top View
A
B
Q
A
Q
B
Q
C
Q
D
V
SS
1
2
3
4
5
6
7
14
13
12
11
10
9
8
V
DD
Q
H
Q
G
Q
F
Q
E
CLR
CLK
LOGIC SYMBOL
(9)
CLR
(8)
CLK
A
B
(1)
(2)
SRG8
R
C1/
&
1D
(3)
(4)
Q
H
L
Q
H0
Q
Gn
Q
Gn
Q
Gn
Q
A
Notes:
1. Q
A0
, Q
B0
, Q
H0
= the level of Q
A
, Q
B
or Q
H
, respectively, before the indicated
steady-state input conditions were established.
2. Q
An
and Q
Gn
= the level of Q
A
or Q
G
before the most recent transition of
the clock; indicates a one-bit shift.
Q
B
(5)
Q
(6)
C
Q
D
(10)
Q
(11)
E
Q
(12)
F
Q
(13)
G
Q
H
Note:
1. Logic symbol in accordance with ANSI/IEEE Std 91-1984 and
IEC Publication 617-12.
107
RadHard MSI Logic
UT54ACS164/UT54ACTS164
LOGIC DIAGRAM
(9)
(8)
C
R
K
S
C
R
K
S
(3)
Q
A
Q
B
C
R
K
S
(4)
Q
C
C
R
K
S
(5)
Q
D
C
R
K
S
(6)
Q
E
C
R
K
S
(10)
Q
F
C
R
K
S
(11)
Q
G
C
R
K
S
(12)
Q
H
(13)
CLR
CLK
SERIAL
(1)
A
B (2)
RADIATION HARDNESS SPECIFICATIONS
1
PARAMETER
Total Dose
SEU Threshold
2
SEL Threshold
Neutron Fluence
Notes:
1. Logic will not latchup during radiation exposure within the limits defined in the table.
2. Device storage elements are immune to SEU affects.
LIMIT
1.0E6
80
120
1.0E14
UNITS
rads(Si)
MeV-cm
2
/mg
MeV-cm
2
/mg
n/cm
2
ABSOLUTE MAXIMUM RATINGS
SYMBOL
V
DD
V
I/O
T
STG
T
J
T
LS
JC
PARAMETER
Supply voltage
Voltage any pin
Storage Temperature range
Maximum junction temperature
Lead temperature (soldering 5 seconds)
Thermal resistance junction to case
DC input current
Maximum power dissipation
LIMIT
-0.3 to 7.0
-.3 to V
DD
+.3
-65 to +150
+175
+300
20
10
1
UNITS
V
V
C
C
C
C/W
mA
W
I
I
P
D
Note:
1. Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, functional operation of the device
at these or any other conditions beyond limits indicated in the operational sections is not recommended. Exposure to absolute maximum rating conditions for
extended periods may affect device reliability.
RadHard MSI Logic
108
UT54ACS164/UT54ACTS164
RECOMMENDED OPERATING CONDITIONS
SYMBOL
V
DD
V
IN
T
C
PARAMETER
Supply voltage
Input voltage any pin
Temperature range
LIMIT
4.5 to 5.5
0 to V
DD
-55 to + 125
UNITS
V
V
C
109
RadHard MSI Logic
UT54ACS164/UT54ACTS164
DC ELECTRICAL CHARACTERISTICS
7
(V
DD
= 5.0V 10%; V
SS
= 0V
6
, -55 C < T
C
< +125 C)
SYMBOL
V
IL
PARAMETER
Low-level input voltage
1
ACTS
ACS
High-level input voltage
1
ACTS
ACS
Input leakage current
ACTS/ACS
Low-level output voltage
3
ACTS
ACS
High-level output voltage
3
ACTS
ACS
Short-circuit output current
2 ,4
ACTS/ACS
Output current
10
(Sink)
I
OH
Output current
10
(Source)
P
total
I
DDQ
I
DDQ
Power dissipation
2, 8, 9
Quiescent Supply Current
Quiescent Supply Current Delta
ACTS
V
IN
= V
DD
or V
SS
I
OL
= 8.0mA
I
OL
= 100 A
I
OH
= -8.0mA
I
OH
= -100 A
V
O
= V
DD
and V
SS
V
IN
= V
DD
or V
SS
V
OL
= 0.4V
V
IN
= V
DD
or V
SS
V
OH
= V
DD
- 0.4V
C
L
= 50pF
V
DD
= 5.5V
For input under test
V
IN
= V
DD
- 2.1V
For all other inputs
V
IN
= V
DD
or V
SS
V
DD
= 5.5V
C
IN
C
OUT
Input capacitance
5
Output capacitance
5
= 1MHz @ 0V
= 1MHz @ 0V
15
15
pF
pF
1.9
10
1.6
mW/
MHz
A
mA
-8
mA
.7V
DD
V
DD
- 0.25
-200
8
200
.5V
DD
.7V
DD
-1
1
CONDITION
MIN
MAX
0.8
.3V
DD
UNIT
V
V
IH
V
I
IN
V
OL
A
0.40
0.25
V
V
OH
V
I
OS
I
OL
mA
mA
RadHard MSI Logic
110
UT54ACS164/UT54ACTS164
Notes:
1. Functional tests are conducted in accordance with MIL-STD-883 with the following input test conditions: V
IH
= V
IH
(min) + 20%, - 0%; V
IL
= V
IL
(max) + 0%,
- 50%, as specified herein, for TTL, CMOS, or Schmitt compatible inputs. Devices may be tested using any input voltage within the above specified range, but
are guaranteed to V
IH
(min) and V
IL
(max).
2. Supplied as a design limit but not guaranteed or tested.
3. Per MIL-PRF-38535, for current density 5.0E5 amps/cm
2
, the maximum product of load capacitance (per output buffer) times frequency should not exceed
3,765 pF/MHz.
4. Not more than one output may be shorted at a time for maximum duration of one second.
5. Capacitance measured for initial qualification and when design changes may affect the value. Capacitance is measured between the designated terminal and V
SS
at frequency of 1MHz and a signal amplitude of 50mV rms maximum.
6. Maximum allowable relative shift equals 50mV.
7. All specifications valid for radiation dose 1E6 rads(Si).
8. Power does not include power contribution of any TTL output sink current
9. Power dissipation specified per switching output.
10. This value is guaranteed based on characterization data, but not tested.
111
RadHard MSI Logic
USB port power issue?
We know that the USB interface has a 5V power line. What I want to know is: when two USB interfaces are connected with power, will the device be burned? Perhaps, this question is still not explained c...
hehaiyun8 Power technology
Looking to buy an unused DSP2812 development board
Looking to buy an idle DSP2812 development board. . Feature-rich. . Complete accessories and information, the board is in good condition. . If you have an idle one, please contact 405962617...
chenjinst Buy&Sell
Application 8010 High Power Device Test Fixture
8010 High Power Device Test FixtureLaboratory [1] and test bench applicationsSupports up to 100A or 3kV Design to ensure the safety of operators, equipment and devicesInterchangeable socket modules fo...
Jack_ma Test/Measurement
Let's talk about millimeter wave: What is millimeter wave? What can millimeter wave do?
[i=s]This post was last edited by qwqwqw2088 on 2019-4-18 17:22[/i] [size=4] The current era is an era of intelligence. It is estimated that by 2020, there will be 10 million self-driving cars on the ...
qwqwqw2088 Analogue and Mixed Signal
How to cross compile php5?
I downloaded php-5.2.9, and the methods on the Internet are all for php4. Has anyone successfully cross-compiled php5? Thank you!...
wangtengfei Embedded System
Plate making experience 1
[font=Tahoma][size=3]1. Layout of the board[/size][/font][font=Tahoma][color=#0000ff]1. The usual order of placing components on the printed circuit board: Place components with fixed positions that a...
liuyong1989 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 475  2175  1528  157  784  10  44  31  4  16 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号