EEWORLDEEWORLDEEWORLD

Part Number

Search

74AUP1G125GM,132

Description
Buffer/Line Driver 1-CH Non-Inverting 3-ST CMOS Automotive 6-Pin XSON T/R
CategoryBuffer and line drives   
File Size281KB,21 Pages
ManufacturerNexperia
Websitehttps://www.nexperia.com
Environmental Compliance
Download Datasheet Parametric Compare View All

74AUP1G125GM,132 Overview

Buffer/Line Driver 1-CH Non-Inverting 3-ST CMOS Automotive 6-Pin XSON T/R

74AUP1G125GM,132 Parametric

Parameter NameAttribute value
EU restricts the use of certain hazardous substancesCompliant
ECCN (US)EAR99
Part StatusActive
HTS8542.39.00.01
SVHCYes
Logic FamilyAUP
Logic FunctionBuffer/Line Driver
Number of Elements per Chip1
Number of Channels per Chip1
Number of Inputs per Chip1
Number of Input Enables per Chip0
Number of Outputs per Chip1
Number of Output Enables per Chip1 Low
Bus HoldNo
PolarityNon-Inverting
Maximum Propagation Delay Time @ Maximum CL (ns)19@1.1V to 1.3V|10.8@1.4V to 1.6V|8.4@1.65V to 1.95V|6.3@2.3V to 2.7V|5.8@3V to 3.6V
Absolute Propagation Delay Time (ns)25.3
Process TechnologyCMOS
Input Signal TypeSingle-Ended
Output Type3-State
Maximum Low Level Output Current (mA)4
Maximum High Level Output Current (mA)-4
Minimum Operating Supply Voltage (V)0.8
Typical Operating Supply Voltage (V)1.8|2.5|3.3
Maximum Operating Supply Voltage (V)3.6
Maximum Quiescent Current (uA)0.5
Propagation Delay Test Condition (pF)30
Maximum Power Dissipation (mW)250
Minimum Operating Temperature (°C)-40
Maximum Operating Temperature (°C)125
PackagingTape and Reel
Supplier PackageXSON
Pin Count6
MountingSurface Mount
Package Height0.46(Max)
Package Length1.45
Package Width1
PCB changed6
74AUP1G125
Rev. 7 — 13 August 2018
Low-power buffer/line driver; 3-state
Product data sheet
1. General description
The 74AUP1G125 provides a single non-inverting buffer/line driver with 3-state output. The 3-state
output is controlled by the output enable input (OE). A HIGH level at pin OE causes the output
to assume a high-impedance OFF-state. This device has the input-disable feature, which allows
floating input signals. The inputs are disabled when the output enable input OE) is HIGH.
Schmitt-trigger action at all inputs makes the circuit tolerant to slower input rise and fall times
across the entire V
CC
range from 0.8 V to 3.6 V. This device ensures a very low static and dynamic
power consumption across the entire V
CC
range from 0.8 V to 3.6 V.
This device is fully specified for partial power-down applications using I
OFF
. The I
OFF
circuitry
disables the output, preventing a damaging backflow current through the device when it is powered
down.
2. Features and benefits
Wide supply voltage range from 0.8 V to 3.6 V
High noise immunity
Complies with JEDEC standards:
JESD8-12 (0.8 V to 1.3 V)
JESD8-11 (0.9 V to 1.65 V)
JESD8-7 (1.2 V to 1.95 V)
JESD8-5 (1.8 V to 2.7 V)
JESD8-B (2.7 V to 3.6 V)
ESD protection:
HBM JESD22-A114F Class 3A exceeds 5000 V
MM JESD22-A115-A exceeds 200 V
CDM JESD22-C101E exceeds 1000 V
Low static power consumption; I
CC
= 0.9 μA (maximum)
Latch-up performance exceeds 100 mA per JESD 78 Class II
Inputs accept voltages up to 3.6 V
Low noise overshoot and undershoot < 10 % of V
CC
Input-disable feature allows floating input conditions
I
OFF
circuitry provides partial Power-down mode operation
Multiple package options
Specified from -40 °C to +85 °C and -40 °C to +125 °C

74AUP1G125GM,132 Related Products

74AUP1G125GM,132 74AUP1G125GM,115
Description Buffer/Line Driver 1-CH Non-Inverting 3-ST CMOS Automotive 6-Pin XSON T/R Buffer/Line Driver 1-CH Non-Inverting 3-ST CMOS Automotive 6-Pin XSON T/R
EU restricts the use of certain hazardous substances Compliant Compliant
ECCN (US) EAR99 EAR99
Part Status Active Active
HTS 8542.39.00.01 8542.39.00.01
SVHC Yes Yes
Logic Family AUP AUP
Logic Function Buffer/Line Driver Buffer/Line Driver
Number of Elements per Chip 1 1
Number of Channels per Chip 1 1
Number of Inputs per Chip 1 1
Number of Outputs per Chip 1 1
Number of Output Enables per Chip 1 Low 1 Low
Bus Hold No No
Polarity Non-Inverting Non-Inverting
Maximum Propagation Delay Time @ Maximum CL (ns) 19@1.1V to 1.3V|10.8@1.4V to 1.6V|8.4@1.65V to 1.95V|6.3@2.3V to 2.7V|5.8@3V to 3.6V 19@1.1V to 1.3V|5.8@3V to 3.6V|10.8@1.4V to 1.6V|8.4@1.65V to 1.95V|6.3@2.3V to 2.7V
Absolute Propagation Delay Time (ns) 25.3 25.3
Process Technology CMOS CMOS
Input Signal Type Single-Ended Single-Ended
Output Type 3-State 3-State
Maximum Low Level Output Current (mA) 4 4
Maximum High Level Output Current (mA) -4 -4
Minimum Operating Supply Voltage (V) 0.8 0.8
Typical Operating Supply Voltage (V) 1.8|2.5|3.3 1.8|2.5|3.3
Maximum Operating Supply Voltage (V) 3.6 3.6
Maximum Quiescent Current (uA) 0.5 0.5
Propagation Delay Test Condition (pF) 30 30
Maximum Power Dissipation (mW) 250 250
Minimum Operating Temperature (°C) -40 -40
Maximum Operating Temperature (°C) 125 125
Packaging Tape and Reel Tape and Reel
Supplier Package XSON XSON
Pin Count 6 6
Mounting Surface Mount Surface Mount
Package Height 0.46(Max) 0.46(Max)
Package Length 1.45 1.45
Package Width 1 1
PCB changed 6 6

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1972  2325  1918  2433  1547  40  47  39  49  32 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号