EEWORLDEEWORLDEEWORLD

Part Number

Search

PCA9554AD/G,118

Description
PCA9554/PCA9554A - 8-bit I²C-bus and SMBus I/O port with interrupt SOP 16-Pin
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size592KB,35 Pages
ManufacturerNXP
Websitehttps://www.nxp.com
Download Datasheet Parametric Compare View All

PCA9554AD/G,118 Overview

PCA9554/PCA9554A - 8-bit I²C-bus and SMBus I/O port with interrupt SOP 16-Pin

PCA9554AD/G,118 Parametric

Parameter NameAttribute value
Brand NameNXP Semiconductor
MakerNXP
Parts packaging codeSOP
package instructionSOP,
Contacts16
Manufacturer packaging codeSOT162-1
Reach Compliance Codeunknown
JESD-30 codeR-PDSO-G16
JESD-609 codee4
length10.3 mm
Number of I/O lines8
Number of ports1
Number of terminals16
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Maximum seat height2.65 mm
Maximum supply voltage5.5 V
Minimum supply voltage2.3 V
Nominal supply voltage3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceNICKEL PALLADIUM GOLD
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
width7.5 mm
uPs/uCs/peripheral integrated circuit typePARALLEL IO PORT, GENERAL PURPOSE

PCA9554AD/G,118 Preview

PCA9554; PCA9554A
8-bit I
2
C-bus and SMBus I/O port with interrupt
Rev. 9 — 19 March 2013
Product data sheet
1. General description
The PCA9554 and PCA9554A are 16-pin CMOS devices that provide 8 bits of General
Purpose parallel Input/Output (GPIO) expansion for I
2
C-bus/SMBus applications and
were developed to enhance the NXP Semiconductors family of I
2
C-bus I/O expanders.
The improvements include higher drive capability, 5 V I/O tolerance, lower supply current,
individual I/O configuration, 400 kHz clock frequency, and smaller packaging. I/O
expanders provide a simple solution when additional I/O is needed for ACPI power
switches, sensors, push buttons, LEDs, fans, and so on.
The PCA9554/PCA9554A consist of an 8-bit Configuration register (Input or Output
selection); 8-bit Input Port register, 8-bit Output Port register and an 8-bit Polarity
Inversion register (active HIGH or active LOW operation). The system master can enable
the I/Os as either inputs or outputs by writing to the I/O configuration bits. The data for
each input or output is kept in the corresponding Input Port or Output Port register. The
polarity of the read register can be inverted with the Polarity Inversion register. All
registers can be read by the system master. Although pin-to-pin and I
2
C-bus address
compatible with the PCF8574 series, software changes are required due to the
enhancements and are discussed in
Application Note AN469.
The PCA9554/PCA9554A open-drain interrupt output is activated when any input state
differs from its corresponding Input Port register state and is used to indicate to the
system master that an input state has changed. The power-on reset sets the registers to
their default values and initializes the device state machine.
Three hardware pins (A0, A1, A2) vary the fixed I
2
C-bus address and allow up to eight
devices to share the same I
2
C-bus/SMBus. The PCA9554A is identical to the PCA9554
except that the fixed I
2
C-bus address is different allowing up to sixteen of these devices
(eight of each) on the same I
2
C-bus/SMBus.
2. Features and benefits
Operating power supply voltage range of 2.3 V to 5.5 V
5 V tolerant I/Os
Polarity Inversion register
Active LOW interrupt output
Low standby current
Noise filter on SCL/SDA inputs
No glitch on power-up
Internal power-on reset
8 I/O pins which default to 8 inputs
0 Hz to 400 kHz clock frequency
NXP Semiconductors
PCA9554; PCA9554A
8-bit I
2
C-bus and SMBus I/O port with interrupt
ESD protection exceeds 2000 V HBM per JESD22-A114 and 1000 V CDM per
JESD22-C101
Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
AEC-Q100 compliance available
Packages offered: SO16, SSOP16, SSOP20, TSSOP16, HVQFN16 (2 versions:
4
4
0.85 mm and 3
3
0.85 mm), and bare die
3. Ordering information
Table 1.
Ordering information
Topside
marking
PCA9554D
PCA9554AD
9554DB
9554A
PCA9554
PA9554A
9554DH
9554DH
9554ADH
9554
554A
P54
54A
-
bare die
HVQFN16
HVQFN16
plastic thermal enhanced very thin quad flat package;
no leads; 16 terminals; body 4
4
0.85 mm
plastic thermal enhanced very thin quad flat package;
no leads; 16 terminals; body 3
3
0.85 mm
-
SOT629-1
SOT758-1
-
TSSOP16
SSOP20
SSOP16
Package
Name
SO16
Description
plastic small outline package; 16 leads;
body width 7.5 mm
plastic shrink small outline package; 16 leads;
body width 5.3 mm
plastic shrink small outline package; 20 leads;
body width 4.4 mm
plastic thin shrink small outline package; 16 leads;
body width 4.4 mm
Version
SOT162-1
SOT338-1
SOT266-1
SOT403-1
Type number
PCA9554D
PCA9554AD
PCA9554DB
PCA9554ADB
PCA9554TS
PCA9554ATS
PCA9554PW
PCA9554PW/Q900
[1]
PCA9554APW
PCA9554BS
PCA9554ABS
PCA9554BS3
PCA9554ABS3
PCA9554U
[1]
PCA9554PW/Q900 is AEC-Q100 compliant. Contact
i2c.support@nxp.com
for PPAP.
3.1 Ordering options
Table 2.
Ordering options
Orderable
part number
PCA9554D,112
PCA9554D,118
PCA9554AD
PCA9554AD,112
PCA9554AD,118
PCA9554DB
PCA9554DB,112
PCA9554DB,118
Package
Packing method
Minimum Temperature
order
quantity
T
amb
=
40 C
to +85
C
T
amb
=
40 C
to +85
C
T
amb
=
40 C
to +85
C
T
amb
=
40 C
to +85
C
T
amb
=
40 C
to +85
C
T
amb
=
40 C
to +85
C
Type number
PCA9554D
SO16
SO16
SO16
SO16
SSOP16
SSOP16
Standard marking *
1920
IC’s tube - DSC bulk pack
Reel 13” Q1/T1
*standard mark SMD
1000
Standard marking *
1920
IC’s tube - DSC bulk pack
Reel 13” Q1/T1
*standard mark SMD
1000
Standard marking *
1092
IC’s tube - DSC bulk pack
Reel 13” Q1/T1
*standard mark SMD
2000
PCA9554_9554A
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 9 — 19 March 2013
2 of 35
NXP Semiconductors
PCA9554; PCA9554A
8-bit I
2
C-bus and SMBus I/O port with interrupt
Table 2.
Ordering options
…continued
Orderable
part number
PCA9554ADB,112
PCA9554ADB,118
Package
Packing method
Minimum Temperature
order
quantity
T
amb
=
40 C
to +85
C
T
amb
=
40 C
to +85
C
T
amb
=
40 C
to +85
C
T
amb
=
40 C
to +85
C
T
amb
=
40 C
to +85
C
T
amb
=
40 C
to +85
C
T
amb
=
40 C
to +85
C
T
amb
=
40 C
to +85
C
T
amb
=
40 C
to +85
C
T
amb
=
40 C
to +85
C
T
amb
=
40 C
to +85
C
T
amb
=
40 C
to +85
C
T
amb
=
40 C
to +85
C
T
amb
=
40 C
to +85
C
T
amb
=
40 C
to +85
C
T
amb
=
40 C
to +85
C
Type number
PCA9554ADB
SSOP16
SSOP16
SSOP20
SSOP20
SSOP20
SSOP20
Standard marking *
1092
IC’s tube - DSC bulk pack
Reel 13” Q1/T1
*standard mark SMD
2000
PCA9554TS
PCA9554TS,112
PCA9554TS,118
Standard marking *
1350
IC’s tube - DSC bulk pack
Reel 13” Q1/T1
*standard mark SMD
2500
PCA9554ATS
PCA9554ATS,112
PCA9554ATS,118
Standard marking *
1350
IC’s tube - DSC bulk pack
Reel 13” Q1/T1
*standard mark SMD
2500
PCA9554PW
PCA9554PW,112
PCA9554PW,118
TSSOP16 Standard marking *
2400
IC’s tube - DSC bulk pack
TSSOP16 Reel 13” Q1/T1
*standard mark SMD
2500
2500
PCA9554PW/Q900 PCA9554PW/Q900,118 TSSOP16 Reel 13” Q1/T1
*standard mark SMD
PCA9554APW
PCA9554APW,112
PCA9554APW,118
PCA9554BS
PCA9554ABS
PCA9554BS3
PCA9554ABS3
PCA9554U
PCA9554BS,118
PCA9554ABS,118
PCA9554BS3,118
PCA9554ABS3,118
PCA9554U,029
TSSOP16 Standard marking *
2400
IC’s tube - DSC bulk pack
TSSOP16 Reel 13” Q1/T1
*standard mark SMD
HVQFN16 Reel 13” Q1/T1
*standard mark SMD
HVQFN16 Reel 13” Q1/T1
*standard mark SMD
HVQFN16 Reel 13” Q1/T1
*standard mark SMD
HVQFN16 Reel 13” Q1/T1
*standard mark SMD
bare die
Reel 7” Q1/T1 *no mark
die mounted on punched
tape
2500
6000
6000
6000
6000
7000
PCA9554_9554A
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 9 — 19 March 2013
3 of 35
NXP Semiconductors
PCA9554; PCA9554A
8-bit I
2
C-bus and SMBus I/O port with interrupt
4. Block diagram
PCA9554/PCA9554A
A0
A1
A2
8-bit
SCL
SDA
INPUT
FILTER
I
2
C-BUS/SMBus
CONTROL
write pulse
V
DD
POWER-ON
RESET
read pulse
INPUT/
OUTPUT
PORTS
IO0
IO1
IO2
IO3
IO4
IO5
IO6
IO7
V
DD
V
SS
LP
FILTER
002aac492
INT
All I/Os are set to inputs at reset.
Fig 1.
Block diagram of PCA9554/PCA9554A
PCA9554_9554A
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 9 — 19 March 2013
4 of 35
NXP Semiconductors
PCA9554; PCA9554A
8-bit I
2
C-bus and SMBus I/O port with interrupt
5. Pinning information
5.1 Pinning
A0
A1
A2
IO0
IO1
IO2
IO3
V
SS
1
2
3
4
5
6
7
8
002aac486
16 V
DD
15 SDA
14 SCL
13 INT
12 IO7
11 IO6
10 IO5
9
IO4
A0
A1
A2
IO0
IO1
IO2
IO3
V
SS
1
2
3
4
5
6
7
8
002aac487
16 V
DD
15 SDA
14 SCL
13 INT
12 IO7
11 IO6
10 IO5
9
IO4
PCA9554D
PCA9554AD
PCA9554DB
PCA9554ADB
Fig 2.
Pin configuration for SO16
Fig 3.
Pin configuration for SSOP16
INT
SCL
A0
A1
A2
IO0
IO1
IO2
IO3
V
SS
1
2
3
4
5
6
7
8
002aac488
1
2
3
4
5
6
7
8
9
20 IO7
19 IO6
18 n.c.
17 IO5
16 IO4
15 V
SS
14 IO3
13 n.c.
12 IO2
11 IO1
002aac489
16 V
DD
15 SDA
14 SCL
n.c.
SDA
V
DD
A0
A1
n.c.
A2
PCA9554PW
PCA9554PW/Q900
PCA9554APW
13 INT
12 IO7
11 IO6
10 IO5
9
IO4
PCA9554TS
PCA9554ATS
IO0 10
Fig 4.
Pin configuration for TSSOP16
PCA9554BS
PCA9554ABS
13 SDA
14 V
DD
16 A1
15 A0
Fig 5.
Pin configuration for SSOP20
PCA9554BS3
PCA9554ABS3
16 A1
15 A0
terminal 1
index area
terminal 1
index area
A2
IO0
IO1
IO2
1
2
3
4
7
5
6
8
12 SCL
11 INT
10 IO7
9
IO6
A2
IO0
IO1
IO2
1
2
3
4
5
6
7
8
13 SDA
12 SCL
11 INT
10 IO7
9
IO6
IO5
V
SS
IO3
IO4
IO3
002aac490
V
SS
IO5
IO4
14 V
DD
002aac491
Transparent top view
Transparent top view
Fig 6.
Pin configuration for HVQFN16
(SOT629-1)
Fig 7.
Pin configuration for HVQFN16
(SOT758-1)
PCA9554_9554A
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 9 — 19 March 2013
5 of 35

PCA9554AD/G,118 Related Products

PCA9554AD/G,118 PCA9554AD/G,528
Description PCA9554/PCA9554A - 8-bit I²C-bus and SMBus I/O port with interrupt SOP 16-Pin PCA9554/PCA9554A - 8-bit I²C-bus and SMBus I/O port with interrupt SOP 16-Pin
Brand Name NXP Semiconductor NXP Semiconductor
Maker NXP NXP
Parts packaging code SOP SOP
package instruction SOP, 7.50 MM, PLASTIC, MS-013, SOT162-1, SOP-16
Contacts 16 16
Manufacturer packaging code SOT162-1 SOT162-1
Reach Compliance Code unknown unknown
JESD-30 code R-PDSO-G16 R-PDSO-G16
JESD-609 code e4 e4
length 10.3 mm 10.3 mm
Number of I/O lines 8 8
Number of ports 1 1
Number of terminals 16 16
Maximum operating temperature 85 °C 85 °C
Minimum operating temperature -40 °C -40 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code SOP SOP
Package shape RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE SMALL OUTLINE
Maximum seat height 2.65 mm 2.65 mm
Maximum supply voltage 5.5 V 5.5 V
Minimum supply voltage 2.3 V 2.3 V
Nominal supply voltage 3 V 3 V
surface mount YES YES
technology CMOS CMOS
Temperature level INDUSTRIAL INDUSTRIAL
Terminal surface NICKEL PALLADIUM GOLD NICKEL PALLADIUM GOLD
Terminal form GULL WING GULL WING
Terminal pitch 1.27 mm 1.27 mm
Terminal location DUAL DUAL
width 7.5 mm 7.5 mm
uPs/uCs/peripheral integrated circuit type PARALLEL IO PORT, GENERAL PURPOSE PARALLEL IO PORT, GENERAL PURPOSE
National Semiconductor's guidance document on switching power supply PCB design is highly recommended
National Semiconductor's guidance document on switching power supply PCB design is highly recommended...
simonprince PCB Design
LM4F231H5QR QEI function ph1A port can not read pulse? The condition is that phA1 is connected to the frequency of 10-100KHZ.
unsigned int i;signed int j1=0,j0=0; // // The FPU should be enabled because some compilers will use floating- // point registers, even for non-floating-point code. If the FPU is not // enabled this w...
sxjmcu Microcontroller MCU
[Figure + Code] The configuration input pin has a high potential from time to time. Is it a configuration problem?
[color=#666666][backcolor=rgb(239, 245, 249)][font="]//The burst signal will occur on GPIO, PIN6[/font][/backcolor][/color] [color=#666666][backcolor=rgb(239, 245, 249)][font="]static void MX_GPIO_Ini...
yanandren MCU
How to synchronize the LED lights in STM32F407 using TIM8_CC1 rising edge to trigger ADC sampling
[size=14px]Newbie asks for advice: [/size][size=14px]Using TIM8_CC1 rising edge to trigger ADC regular channel sampling, how can I make the LED light synchronously light up, and when the ADC sampling ...
ATZWD stm32/stm8
【FPGA Code Learning】Learning to fetch instructions
I have been studying "Write Your Own CPU" in recent days. . . In the book, the author designed an OpenMIPS teaching version of the processor. Although it is a teaching version, it feels quite complica...
574433742 FPGA/CPLD
Received the NXP LPC800 development board
I received the NXP LPC800 development board. Thank you very much for the forum....
馨曦 NXP MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 489  666  1846  2609  505  10  14  38  53  11 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号