datasheet
EEWORLDEEWORLDEEWORLD
Datasheet
Part Number

Keyword

Search
Keyword

Part Number

Search
Datasheet> All Categories > storage> storage> V53C16258HT28
PDF
Preview

V53C16258HT28

Description
EDO DRAM, 256KX16, 28ns, CMOS, PDSO40, 0.400 INCH, PLASTIC, TSOP2-44/40
Categorystorage    storage   
File Size149KB，20 Pages
ManufacturerMosel Vitelic Corporation ( MVC )
Websitehttp://www.moselvitelic.com
Download Datasheet Parametric Compare View All

V53C16258HT28 Overview

EDO DRAM, 256KX16, 28ns, CMOS, PDSO40, 0.400 INCH, PLASTIC, TSOP2-44/40

V53C16258HT28 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerMosel Vitelic Corporation ( MVC )
Parts packaging codeTSOP2
package instructionTSOP2, TSOP40/44,.46,32
Contacts44
Reach Compliance Codeunknown
ECCN codeEAR99
access modeFAST PAGE WITH EDO
Maximum access time28 ns
I/O typeCOMMON
JESD-30 codeR-PDSO-G40
JESD-609 codee0
length18.41 mm
memory density4194304 bit
Memory IC TypeEDO DRAM
memory width16
Number of functions1
Number of ports1
Number of terminals40
word count262144 words
character code256000
Operating modeASYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize256KX16
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeTSOP2
Encapsulate equivalent codeTSOP40/44,.46,32
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5 V
Certification statusNot Qualified
refresh cycle512
Maximum seat height1.2 mm
self refreshNO
Maximum standby current0.001 A
Maximum slew rate0.24 mA
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch0.8 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width10.16 mm

V53C16258HT28 Preview

MOSEL VITELIC
V53C16258H
HIGH PERFORMANCE
256K X 16 EDO PAGE MODE
CMOS DYNAMIC RAM
OPTIONAL SELF REFRESH
25
25 ns
13 ns
10 ns
45 ns
PRELIMINARY
HIGH PERFORMANCE
Max. RAS Access Time, (t
RAC
)
Max. Column Address Access Time, (t
CAA
)
Min. Extended Data Out Mode Cycle Time, (t
PC
)
Min. Read/Write Cycle Time, (t
RC
)
28
28 ns
15 ns
11 ns
50 ns
30
30 ns
16 ns
12 ns
60 ns
35
35 ns
18 ns
14 ns
70 ns
40
40 ns
20 ns
15 ns
75 ns
Features
s
256K x 16-bit organization
s
EDO Page Mode for a sustained data rate of
100 MHz
s
RAS access time: 25, 28, 30, 35, 40 ns
s
Dual CAS Inputs
s
Low power dissipation
s
Read-Modify-Write, RAS-Only Refresh,
CAS-Before-RAS Refresh
s
Optional Self Refresh (V53C16258SH)
s
Refresh Interval: 512 cycles/8 ms
s
Available in 40-pin 400 mil SOJ and 40/44L-pin
400 mil TSOP-II packages
s
Single +5V
±
10% Power Supply
s
TTL Interface
Description
The V53C16258H is a high speed 262,144 x 16
bit high performance CMOS dynamic random
access memory. The V53C16258H offers a
combination of unique features including: EDO
Page Mode operation for higher sustained
bandwidth with Page Mode cycle times as short as
10ns. All inputs are TTL compatible. Input and
output capicatance is significantly lowered to
increase performance and minimize loading. These
features make the V53C16258H ideally suited for a
wide variety of high performance computer systems
and peripheral applications.
Device Usage Chart
Operating
Temperature
Range
0
°
C to 70
°
C
–40
°
C to +85
°
C
Package Outline
K
•
•
T
•
•
25
•
•
Access Time (ns)
28
•
•
30
•
•
35
•
•
40
•
•
Power
Std.
•
•
Temperature
Mark
Blank
I
V53C16258H Rev. 3.7 August 1999
1
MOSEL VITELIC
Part Name
V53C16258HKxx
V53C16258HTxx
V53C16258SHKxx
V53C16258SHTxx
V53C16258H
Supply Voltage
5V
5V
5V
5V
Self Refresh
No Self Refresh
No Self Refresh
Optional Standard Self Refresh (8ms)
Optional Standard Self Refresh (8ms)
Package
SOJ
TSOP
SOJ
TSOP
Speed
25/28/30/35/40
25/28/30/35/40
25/28/30/35/40
25/28/30/35/40
V
5
3
C
16
2
5
8
S
H
40-Pin SOJ
PIN CONFIGURATION
Top View
Vcc
I/O1
I/O2
I/O3
I/O4
Vcc
I/O5
I/O6
I/O7
I/O8
NC
NC
WE
RAS
NC
A0
A1
A2
A3
Vcc
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
16258H-02
FAMILY
DEVICE
S (OPTIONAL STANDARD
SELF REFRESH)
H (5V)
K (SOJ)
T (TSOP-II)
PKG
SPEED
( t
RAC
)
TEMP.
PWR.
BLANK (0°C to 70°C)
I (–40°C to +85°C)
BLANK (NORMAL)
(25 ns)
(28 ns)
(30 ns)
(35 ns)
16258H-01
(40 ns)
Vss
I/O16
I/O15
I/O14
I/O13
Vss
I/O12
I/O11
I/O10
I/O9
NC
LCAS
UCAS
OE
A8
A7
A6
A5
A4
Vss
25
28
30
35
40
40/44 Pin Plastic TSOP-II
PIN CONFIGURATION
Top View
Vcc
I/O1
I/O2
I/O3
I/O4
Vcc
I/O5
I/O6
I/O7
I/O8
1
2
3
4
5
6
7
8
9
10
44
43
42
41
40
39
38
37
36
35
Pin Names
A
0
–A
8
RAS
UCAS
LCAS
WE
OE
I/O
1
–I/O
16
V
CC
V
SS
NC
Address Inputs
Row Address Strobe
Column Address Strobe/Upper Byte Control
Column Address Strobe/Lower Byte Control
Write Enable
Output Enable
Data Input, Output
+5V Supply
0V Supply
No Connect
Vss
I/O16
I/O15
I/O14
I/O13
Vss
I/O12
I/O11
I/O10
I/O9
NC
NC
WE
RAS
NC
A0
A1
A2
A3
Vcc
13
14
15
16
17
18
19
20
21
22
32
31
30
29
28
27
26
25
24
23
16258H-03
NC
LCAS
UCAS
OE
A8
A7
A6
A5
A4
Vss
V53C16258H Rev. 3.7 August 1999
2
MOSEL VITELIC
Absolute Maximum Ratings*
Ambient Temperature
Under Bias ..................................... –10
°
C to +80
°
C
Storage Temperature (plastic) ..... –55
°
C to +125
°
C
Voltage Relative to V
SS
.................–1.0 V to +7.0 V
Data Output Current ..................................... 50 mA
Power Dissipation .......................................... 1.0 W
*Note:
Operation above Absolute Maximum Ratings can
adversely affect device reliability.
V53C16258H
T
A
= 25
°
C, V
CC
= 5 V
±
10%, V
SS
= 0 V
Symbol
C
IN1
C
IN2
C
OUT
Parameter
Address Input
RAS, CAS, WE, OE
Data Input/Output
Typ.
3
4
5
Max.
4
5
7
Unit
pF
pF
pF
Capacitance*
* Note:
Capacitance is sampled and not 100% tested
Block Diagram
256K x 16
OE
WE
UCAS
LCAS
RAS
RAS CLOCK
GENERATOR
CAS CLOCK
GENERATOR
WE CLOCK
GENERATOR
OE CLOCK
GENERATOR
VCC
VSS
DATA I/O BUS
COLUMN DECODERS
Y -Y8
0
I/O 1
I/O 2
I/O 3
SENSE AMPLIFIERS
512 x 16
I/O
BUFFER
I/O 4
I/O 5
I/O 6
I/O 7
I/O 8
I/O 9
I/O 10
I/O 11
REFRESH
COUNTER
9
A0
A1
ADDRESS BUFFERS
AND PREDECODERS
X0 -X8
ROW
DECODERS
512
•
•
•
A7
A8
MEMORY
ARRAY
256K x 16
I/O 12
I/O 13
I/O 14
I/O 15
I/O 16
16258H-04
V53C16258H Rev. 3.7 August 1999
3
MOSEL VITELIC
T
A
= 0
°
C to 70
°
C, V
CC
= 5 V
±
10%, V
SS
= 0 V, unless otherwise specified.
Access
Time
V53C16258H
Min.
–10
V53C16258H
DC and Operating Characteristics
(1-2)
Symbol
I
LI
I
LO
I
CC1
Parameter
Input Leakage Current
(any input pin)
Output Leakage Current
(for High-Z State)
V
CC
Supply Current,
Operating
Typ.
Max.
10
Unit
µ
A
µ
A
mA
Test Conditions
V
SS
≤
V
IN
≤
V
CC
V
SS
≤
V
OUT
≤
V
CC
RAS, CAS at V
IH
t
RC
= t
RC
(min.)
Notes
–10
10
25
28
30
35
40
260
240
200
190
180
2
1, 2
I
CC2
I
CC3
V
CC
Supply Current,
TTL Standby
V
CC
Supply Current,
RAS-Only Refresh
25
28
30
35
40
mA
RAS, CAS at V
IH
other inputs
≥
V
SS
t
RC
= t
RC
(min.)
2
260
240
200
190
180
200
180
140
130
120
2
mA
I
CC4
V
CC
Supply Current,
EDO Page Mode Operation
25
28
30
35
40
mA
Minimum Cycle
1, 2
I
CC5
V
CC
Supply Current,
Standby, Output Enabled
other inputs
≥
V
SS
V
CC
Supply Current,
CMOS Standby
mA
RAS = V
IH
, CAS = V
IL
1
I
CC6
1
mA
RAS
≥
V
CC
– 0.2 V,
CAS
≥
V
CC
– 0.2 V,
All other inputs
≥
V
SS
CBR Cycle with t
RAS
≥
t
RASS
(Min.) and CAS = V
IL
;
WE = V
CC
–0.2V; A
0
–A
8
and
D
IN
= V
CC
–0.2V
I
CC7
Self Refresh Current
400
µ
A
V
CC
V
IL
V
IH
V
OL
V
OH
Supply Voltage
Input Low Voltage
Input High Voltage
Output Low Voltage
Output High Voltage
4.5
–1
2.4
5.0
5.5
0.8
V
CC
+ 1
0.4
V
V
V
V
V
I
OL
= 2 mA
I
OH
= –2 mA
3
3
2.4
V53C16258H Rev. 3.7 August 1999
4
MOSEL VITELIC
T
A
= 0°C to 70°C, V
CC
= 5 V
±
10%, V
SS
= 0V unless otherwise noted
AC Test conditions, input pulse levels 0 to 3V
25 (100 MHz) 28 (90 MHz)
#
1
2
3
4
5
6
7
8
9
10
11
12
13
14
Symbol
t
RAS
t
RC
t
RP
t
CSH
t
CAS
t
RCD
t
RCS
t
ASR
t
RAH
t
ASC
t
CAH
t
RSH (R)
t
CRP
t
RCH
t
RRH
t
ROH
t
OAC
t
CAC
t
RAC
t
CAA
t
LZ
t
HZ
t
AR
t
RAD
t
RSH (W)
t
CWL
t
WCS
t
WCH
Parameter
RAS Pulse Width
Read or Write Cycle Time
RAS Precharge Time
CAS Hold Time
CAS Pulse Width
RAS to CAS Delay
Read Command Setup Time
Row Address Setup Time
Row Address Hold Time
Column Address Setup Time
Column Address Hold Time
RAS Hold Time (Read Cycle)
CAS to RAS Precharge Time
Read Command Hold Time
Referenced to CAS
Read Command Hold Time
Referenced to RAS
RAS Hold Time Referenced
to OE
Access Time from OE
Access Time from CAS
Access Time from RAS
Access Time from Column
Address
OE or CAS to Low-Z Output
OE or CAS to High-Z Output
Column Address Hold Time
from RAS
RAS to Column Address
Delay Time
RAS or CAS Hold Time in
Write Cycle
Write Command to CAS
Lead Time
Write Command Setup Time
Write Command Hold Time
0
0
19
5
Min.
25
45
15
25
4
10
0
0
4
0
4
7
5
0
17
Max.
75K
Min.
8
50
17
28
5
11
0
0
5
0
5
8
5
0
19
Max.
75K
30
35
V53C16258H
AC Characteristics
40
Min. Max. Min. Max. Min. Max. Unit Notes
30
60
20
30
5
12
0
0
5
0
5
9
5
0
20
75K
35
70
25
35
6
13
0
0
6
0
5
10
5
0
24
75K
40
75
25
40
7
15
0
0
7
0
5
10
5
0
28
75K
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
5
4
15
0
0
0
0
0
ns
5
16
4
5
6
7
8
ns
17
18
19
20
8
8
25
13
9
9
28
15
10
10
30
16
11
11
35
18
12
12
40
20
ns
ns
ns
ns
12
6, 7, 14
6, 8, 9
6, 7, 10
21
22
23
0
0
21
5
0
0
23
5
0
0
25
6
0
0
30
6
ns
ns
ns
16
16
24
8
13
8
14
9
14
10
17
12
20
ns
11
25
7
8
9
10
10
ns
26
5
5
7
8
10
ns
27
28
0
4
0
5
0
5
0
5
0
5
ns
ns
12, 13
V53C16258H Rev. 3.7 August 1999
5
More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

V53C16258HT28 Related Products

V53C16258HT28 V53C16258SHK28 V53C16258HK28 V53C16258SHT28
Description EDO DRAM, 256KX16, 28ns, CMOS, PDSO40, 0.400 INCH, PLASTIC, TSOP2-44/40 EDO DRAM, 256KX16, 28ns, CMOS, PDSO40, 0.400 INCH, PLASTIC, SOJ-40 EDO DRAM, 256KX16, 28ns, CMOS, PDSO40, 0.400 INCH, PLASTIC, SOJ-40 EDO DRAM, 256KX16, 28ns, CMOS, PDSO40, 0.400 INCH, PLASTIC, TSOP2-44/40
Is it Rohs certified? incompatible incompatible incompatible incompatible
Maker Mosel Vitelic Corporation ( MVC ) Mosel Vitelic Corporation ( MVC ) Mosel Vitelic Corporation ( MVC ) Mosel Vitelic Corporation ( MVC )
Parts packaging code TSOP2 SOJ SOJ TSOP2
package instruction TSOP2, TSOP40/44,.46,32 SOJ, SOJ40,.44 SOJ, SOJ40,.44 TSOP2, TSOP40/44,.46,32
Contacts 44 40 40 44
Reach Compliance Code unknown unknown unknown unknown
ECCN code EAR99 EAR99 EAR99 EAR99
access mode FAST PAGE WITH EDO FAST PAGE WITH EDO FAST PAGE WITH EDO FAST PAGE WITH EDO
Maximum access time 28 ns 28 ns 28 ns 28 ns
I/O type COMMON COMMON COMMON COMMON
JESD-30 code R-PDSO-G40 R-PDSO-J40 R-PDSO-J40 R-PDSO-G40
JESD-609 code e0 e0 e0 e0
length 18.41 mm 26.035 mm 26.04 mm 18.41 mm
memory density 4194304 bit 4194304 bit 4194304 bit 4194304 bit
Memory IC Type EDO DRAM EDO DRAM EDO DRAM EDO DRAM
memory width 16 16 16 16
Number of functions 1 1 1 1
Number of ports 1 1 1 1
Number of terminals 40 40 40 40
word count 262144 words 262144 words 262144 words 262144 words
character code 256000 256000 256000 256000
Operating mode ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS
Maximum operating temperature 70 °C 70 °C 70 °C 70 °C
organize 256KX16 256KX16 256KX16 256KX16
Output characteristics 3-STATE 3-STATE 3-STATE 3-STATE
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code TSOP2 SOJ SOJ TSOP2
Encapsulate equivalent code TSOP40/44,.46,32 SOJ40,.44 SOJ40,.44 TSOP40/44,.46,32
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE, THIN PROFILE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE, THIN PROFILE
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
power supply 5 V 5 V 5 V 5 V
Certification status Not Qualified Not Qualified Not Qualified Not Qualified
refresh cycle 512 512 512 512
Maximum seat height 1.2 mm 3.6576 mm 3.66 mm 1.2 mm
self refresh NO YES NO YES
Maximum standby current 0.001 A 0.001 A 0.001 A 0.001 A
Maximum slew rate 0.24 mA 0.24 mA 0.24 mA 0.24 mA
Maximum supply voltage (Vsup) 5.5 V 5.5 V 5.5 V 5.5 V
Minimum supply voltage (Vsup) 4.5 V 4.5 V 4.5 V 4.5 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V
surface mount YES YES YES YES
technology CMOS CMOS CMOS CMOS
Temperature level COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal form GULL WING J BEND J BEND GULL WING
Terminal pitch 0.8 mm 1.27 mm 1.27 mm 0.8 mm
Terminal location DUAL DUAL DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
width 10.16 mm 10.16 mm 10.16 mm 10.16 mm

Recommended Resources

Transistor measuring instrument circuit b

Temperature compensation circuit diagram

Incandescent lamp flasher circuit

AD22100 type temperature sensor circuit with signal conditioning voltage output

High-speed gain programmable amplifier circuit

Computer motherboard circuit diagram 440GX_37

Question: What will happen if the current limiting resistor is not added to the pin of the +51 microcontroller?
The teacher said it would burn, I tried it, and it was fine...
水木人 MCU
Quartus2 waveform simulation problem
When using quartus2 for waveform simulation, the waveform file after simulation cannot be opened. What is the reason? There are no problems with program compilation and synthesis, and there is no erro...
eeleader FPGA/CPLD
DS1302 crystal oscillator does not work
DS1302 crystal oscillator does not work, the number jumps after a stimulation, is it because the crystal oscillator is not vibrating, the 32k crystal oscillator is not connected to the capacitor, how ...
zhaoxiao2 MCU
How can a novice enter the field of wireless development?
Should I buy a GPRS board? How did you learn it? Can you give me some advice? Thanks...
mega128 Embedded System
[Low Power] Virtex-6 FPGA Family
The Virtex-6 FPGA family is the high-performance silicon foundation forTargeted Design Platforms. Consuming 50% lower power and delivering 20% lowercost than the previous generation, the new family is...
hangsky FPGA/CPLD
A must-read article for beginners of STM32 embedded systems
A must-read article for those who want to get started with STM32 embedded systems-----very detailed introduction! (Reasons for learning STM32!!!) Why write this article? This is an article about getti...
xydedu118 stm32/stm8
Shortcut:   A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components

  1. ECA32DTMH
  2. WRM0207C-169KDI
  3. P4KE56C/73
  4. 85107A2461SX50
  5. 2559-6-54-2
  6. P0402C1050DGPE
  7. 10120782-S0107LF
  8. BLU2512P-3012-CT10Q
  9. 3KP16
  10. PJA138K_14
  11. A2005WV-N-2X5P
  12. C4201HV-2x6P-V0-G30

Popular Articles

  1. How to Select and Design the Best RTD Temperature Sensing System
  2. What are the common mechanical failures of CNC machine tools?
  3. Vehicle architecture for intelligent assisted driving and intelligent driving
  4. OPPO's smart emergency call patent revealed
  5. STMicroelectronics and Blues Wireless Collaborate to Accelerate Adoption of Embedded Cellular Technologies
  6. Brain-like chip company SynSense announced that it has received approximately RMB 200 million in Pre-B round financing
  7. When it comes to smart cockpits, how many screens have you piled up?
  8. What is the noise floor of the ZDS2022 oscilloscope like?
  9. Data shows that it actually takes half an hour to read the Apple user agreement
  10. 09-S3C2440 driver learning (Part 3) Embedded Linux platform bus driver and separation and layering driver framework

Technical ResourceMore

  1. Design of Multi-mode PWM Flyback Converter
  2. [High frequency circuit related information]. Wiley.-.Ieee.-.Practical.Rf.System.Design.-.Egan
  3. CN201510482294-LED constant current drive circuit and control method thereof
  4. RSD pulse power supply using resonance triggering method
  5. ABB Switchgear Design Manual (11th Edition)
  6. LM2675-50 5V 2A high input DCDC regulated power supply, perfect sch+PCB
  7. Si Shoukui Mathematical Modeling Algorithm Courseware
  8. Key points of logic synthesis (Design Compiler)
  9. Design of various amplifiers (scheme design + circuit design)
  10. Descriptive programming in QTP

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews
Index Files: 2333  257  1567  623  1844  47  6  32  13  38 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号