datasheet
EEWORLDEEWORLDEEWORLD
Datasheet
Part Number

Keyword

Search
Keyword

Part Number

Search
Datasheet> All Categories > logic> logic> 8624BYILFT
PDF
Preview

8624BYILFT

Description
TQFP-32, Reel
Categorylogic    logic   
File Size175KB，16 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance  
Download Datasheet Parametric Compare View All

8624BYILFT Online Shopping

Suppliers Part Number Price MOQ In stock  
8624BYILFT - - View Buy Now

8624BYILFT Overview

TQFP-32, Reel

8624BYILFT Parametric

Parameter NameAttribute value
Brand NameIntegrated Device Technology
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerIDT (Integrated Device Technology)
Parts packaging codeTQFP
package instructionLQFP, QFP32,.35SQ,32
Contacts32
Manufacturer packaging codePRG32
Reach Compliance Codecompliant
ECCN codeEAR99
series8624
Input adjustmentDIFFERENTIAL MUX
JESD-30 codeS-PQFP-G32
JESD-609 codee3
length7 mm
Logic integrated circuit typePLL BASED CLOCK DRIVER
Humidity sensitivity level3
Number of functions1
Number of inverted outputs
Number of terminals32
Actual output times5
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeLQFP
Encapsulate equivalent codeQFP32,.35SQ,32
Package shapeSQUARE
Package formFLATPACK, LOW PROFILE
Peak Reflow Temperature (Celsius)260
power supply3.3 V
Prop。Delay @ Nom-Sup4.5 ns
propagation delay (tpd)4.5 ns
Certification statusNot Qualified
Same Edge Skew-Max（tskwd）0.05 ns
Maximum seat height1.6 mm
Maximum supply voltage (Vsup)3.465 V
Minimum supply voltage (Vsup)3.135 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
Temperature levelINDUSTRIAL
Terminal surfaceMatte Tin (Sn) - annealed
Terminal formGULL WING
Terminal pitch0.8 mm
Terminal locationQUAD
Maximum time at peak reflow temperature30
width7 mm
minfmax630 MHz

8624BYILFT Preview

ICS8624I
L
OW
S
KEW
, 1-
TO
-5
D
IFFERENTIAL
-
TO
-HSTL Z
ERO
D
ELAY
B
UFFER
Not Recommended for New Designs 10/23/13
NRND
For replacement device use ICS8725BY-01LF
G
ENERAL
D
ESCRIPTION
The ICS8624I is a high performance, 1-to-5
Differential-to-HSTL zero delay buffer. The ICS8624I
has two selectable clock input pairs. The CLK0,
nCLK0 and CLK1, nCLK1 pair can accept most standard
differential input levels. The VCO operates at a frequency
range of 250MHz to 630MHz. Utilizing one of the outputs
as feedback to the PLL, output frequencies up to 630MHz
can be regenerated with zero delay with respect to the
input. Dual reference clock inputs support reduntant clock
or multiple reference applications..
F
EATURES
•
Fully integrated PLL
•
Five differential HSTL compatible outputs
•
Selectable differential CLKx, nCLKx input pairs
•
CLKx, nCLKx pairs can accept the following differential
input levels: LVPECL, LVDS, HSTL, SSTL, HCSL
•
Output frequency range: 31.25MHz to 630MHz
•
Input frequency range: 31.25MHz to 630MHz
•
VCO range: 250MHz to 630MHz
•
External feedback for “zero delay” clock regeneration
•
Cycle-to-cycle jitter: 35ps (maximum)
•
Output skew: 50ps (maximum)
•
Static phase offset: 30ps ±125ps
•
3.3V core, 1.8V output operating supply
•
-40°C to 85°C ambient operating temperature
•
Available in both standard and lead-free RoHS-compliant
packages
B
LOCK
D
IAGRAM
Q0
nQ0
PLL_SEL
÷4, ÷8
0
1
1
Q3
nQ3
Q1
nQ1
0
Q2
nQ2
P
IN
A
SSIGNMENT
PLL_SEL
GND
GND
V
DDO
V
DDA
nQ4
CLK0
nCLK0
CLK1
nCLK1
CLK_SEL
FB_IN
nFB_IN
32 31 30
29 28 27 26 25
SEL0
SEL1
CLK0
nCLK0
CLK1
nCLK1
CLK_SEL
MR
1
2
3
4
5
6
7
8
9 10 11 12 13 14 15 16
V
DD
nFB_IN
FB_IN
GND
GND
nQ0
Q0
V
DDO
V
DD
Q4
24
23
22
V
DDO
Q3
nQ3
Q2
nQ2
Q1
nQ1
V
DDO
PLL
Q4
nQ4
ICS8624I
21
20
19
18
17
SEL0
SEL1
MR
32-Lead
LQFP
7mm x 7mm x 1.4mm
body
package
Y Package
Top View
8624BYI
www.idt.com
1
REV. D OCTOBER 23, 2013
ICS8624I
L
OW
S
KEW
, 1-
TO
-5
D
IFFERENTIAL
-
TO
-HSTL Z
ERO
D
ELAY
B
UFFER
T
ABLE
1. P
IN
D
ESCRIPTIONS
Number
1
2
3
4
5
6
7
Name
SEL0
SEL1
CLK0
nCLK0
CLK1
nCLK1
CLK_SEL
Input
Input
Input
Input
Input
Input
Input
Type
Pulldown
Pulldown
Pulldown
Pullup
Pulldown
Pullup
Pulldown
Description
Determines the input and output frequency range noted in Table 3.
LVCMOS / LVTTL interface levels.
Determines the input and output frequency range noted in Table 3.
LVCMOS / LVTTL interface levels.
Non-inver ting differential clock input.
Inver ting differential clock input.
Non-inver ting differential clock input.
Inver ting differential clock input.
Clock select input. When LOW, selects CLK0, nCLK0. When HIGH, selects
CLK1, nCLK1 inputs. LVCMOS / LVTTL interface levels.
Active HIGH Master Reset. When logic HIGH, the internal dividers are
reset causing the true outputs Qx to go low and the inver ted outputs nQx
to go high. When logic LOW, the internal dividers and the outputs are
enabled. LVCMOS / LVTTL interface levels.
Core supply pins.
Feedback input to phase detector for regenerating clocks with "zero delay".
Feedback input to phase detector for regenerating clocks with "zero delay".
Power supply ground.
Differential clock outputs. 50
Ω
typical output impedance.
HSTL interface levels.
Output supply pins.
Differential clock outputs. 50
Ω
typical output impedance.
HSTL interface levels.
Differential clock outputs. 50
Ω
typical output impedance.
HSTL interface levels.
Differential clock outputs. 50
Ω
typical output impedance.
HSTL interface levels.
Differential clock outputs. 50
Ω
typical output impedance.
HSTL interface levels.
Analog supply pin.
Selects between the PLL and clock as the input to the dividers.
Pullup
When HIGH, selects PLL. When LOW, selects reference clock.
LVCMOS / LVTTL interface levels.
to internal input resistors. See Table 2, Pin Characteristics, for typical values.
8
9
, 32
10
11
12, 13
28, 2
9
14, 15
16, 17,
24, 25
18, 1
9
20, 21
22, 23
26, 27
30
31
MR
V
DD
nFB_IN
FB_IN
GND
nQ0, Q0
V
DDO
nQ1, Q1
nQ2, Q2
nQ3, Q3
nQ4, Q4
V
DDA
PLL_SEL
Input
Power
Input
Input
Power
Output
Power
Output
Output
Output
Output
Power
Input
Pulldown
Pullup
Pulldown
NOTE 1:
Pullup
and
Pulldown
refer
8624BYI
www.idt.com
2
REV. D OCTOBER 23, 2013
ICS8624I
L
OW
S
KEW
, 1-
TO
-5
D
IFFERENTIAL
-
TO
-HSTL Z
ERO
D
ELAY
B
UFFER
T
ABLE
2. P
IN
C
HARACTERISTICS
Symbol
C
IN
R
PULLUP
R
PULLDOWN
Parameter
Input Capacitance
Input Pullup Resistor
Input Pulldown Resistor
Test Conditions
Minimum
Typical
4
51
51
Maximum
Units
pF
kΩ
kΩ
T
ABLE
3A. C
ONTROL
I
NPUT
F
UNCTION
T
ABLE
Inputs
SEL1
0
0
1
1
SEL0
0
1
0
1
Reference Frequency Range (MHz)*
250 - 630
125 - 315
62.5 - 157.5
31.25 - 78.75
Outputs
PLL_SEL = 1
PLL Enable Mode
Q0:Q4, nQ0:nQ4
÷1
÷1
÷1
÷1
*NOTE: VCO frequency range for all configurations above is 250MHz to 700MHz.
T
ABLE
3B. PLL B
YPASS
F
UNCTION
T
ABLE
Inputs
SEL1
0
0
1
1
SEL0
0
1
0
1
Outputs
PLL_SEL = 0
PLL Bypass Mode
Q0:Q4, nQ0:nQ4
÷4
÷4
÷4
÷8
8624BYI
www.idt.com
3
REV. D OCTOBER 23, 2013
ICS8624I
L
OW
S
KEW
, 1-
TO
-5
D
IFFERENTIAL
-
TO
-HSTL Z
ERO
D
ELAY
B
UFFER
A
BSOLUTE
M
AXIMUM
R
ATINGS
Supply Voltage, V
DD
Inputs, V
I
Outputs, I
O
Continuous Current
Surge Current
Package Thermal Impedance,
θ
JA
Storage Temperature, T
STG
4.6V
-0.5V to V
DD
+ 0.5V
50mA
100mA
47.9°C/W (0 lfpm)
-65°C to 150°C
NOTE: Stresses beyond those listed under Absolute
Maximum Ratings may cause permanent damage to the
device. These ratings are stress specifications only. Functional
operation of product at these conditions or any conditions be-
yond those listed in the
DC Characteristics
or
AC Character-
istics
is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect product reliability.
T
ABLE
4A. P
OWER
S
UPPLY
DC C
HARACTERISTICS
,
V
DD
= V
DDA
= 3.3V±5%, V
DDO
= 1.8V±0.2V, T
A
= -40°C
TO
85°C
Symbol
V
DD
V
DDA
V
DDO
I
DD
I
DDA
I
DDO
Parameter
Core Supply Voltage
Analog Supply Voltage
Output Supply Voltage
Power Supply Current
Analog Supply Current
Output Supply Current
No Load
0
Test Conditions
Minimum
3.135
3.135
1.6
Typical
3.3
3.3
1.8
Maximum
3.465
3.465
2.0
120
15
Units
V
V
V
mA
mA
mA
T
ABLE
4B. LVCMOS / LVTTL DC C
HARACTERISTICS
,
V
DD
= V
DDA
= 3.3V±5%, V
DDO
= 1.8V±0.2V, T
A
= -40°C
TO
85°C
Symbol Parameter
V
IH
V
IL
I
IH
Input High Voltage
Input Low Voltage
Input High Current
SEL0, SEL1,
CLK_SEL, MR
PLL_SEL
SEL0, SEL1,
CLK_SEL, MR
PLL_SEL
V
DD
= V
IN
= 3.465V
V
DD
= V
IN
= 3.465V
V
DD
= 3.465V, V
IN
= 0V
V
DD
= 3.465V, V
IN
= 0V
-5
-150
Test Conditions
Minimum
2
-0.3
Typical
Maximum
V
DD
+ 0.3
0.8
150
5
Units
V
V
µA
µA
µA
µA
I
IL
Input Low Current
T
ABLE
4C. D
IFFERENTIAL
DC C
HARACTERISTICS
,
V
DD
= V
DDA
= 3.3V±5%, V
DDO
= 1.8V±0.2V, T
A
= -40°C
TO
85°C
Symbol
I
IH
I
IL
V
PP
Parameter
Input High Current
Input Low Current
CLK0, CLK1, FB_IN
nCLK0, nCLK1, nFB_IN
CLK0, CLK1, FB_IN
nCLK0, nCLK1, nFB_IN
Test Conditions
V
DD
= V
IN
= 3.465V
V
DD
= V
IN
= 3.465V
V
DD
= 3.465V, V
IN
= 0V
V
DD
= 3.465V, V
IN
= 0V
-5
-150
0.15
1.3
V
DD
- 0.85
Minimum
Typical
Maximum
150
5
Units
µA
µA
µA
µA
V
V
Peak-to-Peak Input Voltage
Common Mode Input Voltage; NOTE 1, 2
0.5
V
CMR
NOTE 1: For single ended applications, the maximum input voltage for CLKx, nCLKx is V
DD
+ 0.3V.
NOTE 2: Common mode voltage is defined as V
IH
.
8624BYI
www.idt.com
4
REV. D OCTOBER 23, 2013
ICS8624I
L
OW
S
KEW
, 1-
TO
-5
D
IFFERENTIAL
-
TO
-HSTL Z
ERO
D
ELAY
B
UFFER
T
ABLE
4D. HSTL DC C
HARACTERISTICS
,
V
DD
= V
DDA
= 3.3V±5%, V
DDO
= 1.8V±0.2V, T
A
= -40°C
TO
85°C
Symbol
V
OH
V
OL
V
OX
Parameter
Output High Voltage; NOTE 1
Output Low Voltage; NOTE 1
Output Crossover Voltage; NOTE 2
Test Conditions
Minimum
1.0
0
40
0.6
Typical
Maximum
1.4
0.4
60
1.1
Units
V
V
%
V
V
SWING
Peak-to-Peak Output Voltage Swing
NOTE 1: Outputs terminated with 50
Ω
to ground.
NOTE 2: Defined with respect to output voltage swing at a given condition.
T
ABLE
5. I
NPUT
F
REQUENCY
C
HARACTERISTICS
,
V
DD
= V
DDA
= 3.3V±5%, V
DDO
= 1.8V±0.2V, T
A
= -40°C
TO
85°C
Symbol
f
IN
Parameter
Input Frequency
CLK0, nCLK0,
CLK1, nCLK1
Test Conditions
PLL_SEL = 1
PLL_SEL = 0
Minimum
31.25
Typical
Maximum
630
630
Units
MHz
MHz
T
ABLE
6A. AC C
HARACTERISTICS
,
V
DD
= V
DDA
= 3.3V±5%, V
DDO
= 1.8V±0.2V, T
A
= -40°C
TO
85°C
Symbol
f
MAX
t
PD
t(Ø)
Parameter
Output Frequency
Propagation Delay; NOTE 1
Static Phase Offset; NOTE 2, 5
Output Skew; NOTE 3, 5
Cycle-to-Cycle Jitter; NOTE 5, 6
Phase Jitter; NOTE 4, 5, 6
PLL Lock Time
Output Rise Time
Output Fall Time
20% to 80%
20% to 80%
300
300
IJ 630MHz
PLL_SEL = 3.3V
3.4
-
9
5
3.
9
30
Test Conditions
Minimum
Typical
Maximum
630
4.5
155
50
35
±50
1
70 0
700
Units
MHz
ns
ps
ps
ps
ps
ms
ps
ps
ps
t
sk(o)
t
jit(cc)
t
jit(Ø)
t
L
t
R
t
F
Output Pulse Width
tPeriod/2 - 85 tPeriod/2 tPeriod/2+ 85
t
PW
All parameters measured at f
MAX
unless noted otherwise.
NOTE 1: Measured from the differential input crossing point to the differential output crossing point.
NOTE 2: Defined as the time difference between the input reference clock and the averaged feedback input signal
across all conditions, when the PLL is locked and the input reference frequency is stable.
NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions.
Measured at output differential cross points.
NOTE 4: Phase jitter is dependent on the input source used.
NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.
NOTE 6: Characterized at VCO frequency of 622MHz.
T
ABLE
6B. AC C
HARACTERISTICS
,
V
DD
= V
DDA
= 3.3V±10%, V
DDO
= 1.8V±0.2V, T
A
= -40°C
TO
85°C
Symbol
Parameter
Cycle-to-Cycle Jitter; NOTE 1
Test Conditions
Minimum
Typical
Maximum
40
Units
ps
t
jit(cc)
NOTE 1: This parameter is defined in accordance with JEDEC Standard 65.
8624BYI
www.idt.com
5
REV. D OCTOBER 23, 2013
More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

8624BYILFT Related Products

8624BYILFT 8624BYI 8624BYILF 8624BYIT
Description TQFP-32, Reel PLL Based Clock Driver, 8624 Series, 5 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.60 MM HEIGHT, MS-026, LQFP-32 TQFP-32, Tray PLL Based Clock Driver, 8624 Series, 5 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, 1.60 MM HEIGHT, MS-026, LQFP-32
Is it lead-free? Lead free Contains lead Lead free Contains lead
Is it Rohs certified? conform to incompatible conform to incompatible
Maker IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology) IDT (Integrated Device Technology)
Parts packaging code TQFP QFP TQFP QFP
package instruction LQFP, QFP32,.35SQ,32 LQFP, QFP32,.35SQ,32 LQFP, QFP32,.35SQ,32 LQFP, QFP32,.35SQ,32
Contacts 32 32 32 32
Reach Compliance Code compliant not_compliant compliant not_compliant
ECCN code EAR99 EAR99 EAR99 EAR99
series 8624 8624 8624 8624
Input adjustment DIFFERENTIAL MUX DIFFERENTIAL MUX DIFFERENTIAL MUX DIFFERENTIAL MUX
JESD-30 code S-PQFP-G32 S-PQFP-G32 S-PQFP-G32 S-PQFP-G32
JESD-609 code e3 e0 e3 e0
length 7 mm 7 mm 7 mm 7 mm
Logic integrated circuit type PLL BASED CLOCK DRIVER PLL BASED CLOCK DRIVER PLL BASED CLOCK DRIVER PLL BASED CLOCK DRIVER
Humidity sensitivity level 3 3 3 3
Number of functions 1 1 1 1
Number of terminals 32 32 32 32
Actual output times 5 5 5 5
Maximum operating temperature 85 °C 85 °C 85 °C 85 °C
Minimum operating temperature -40 °C -40 °C -40 °C -40 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code LQFP LQFP LQFP LQFP
Encapsulate equivalent code QFP32,.35SQ,32 QFP32,.35SQ,32 QFP32,.35SQ,32 QFP32,.35SQ,32
Package shape SQUARE SQUARE SQUARE SQUARE
Package form FLATPACK, LOW PROFILE FLATPACK, LOW PROFILE FLATPACK, LOW PROFILE FLATPACK, LOW PROFILE
Peak Reflow Temperature (Celsius) 260 240 260 240
power supply 3.3 V 1.8,3.3 V 3.3 V 1.8,3.3 V
Prop。Delay @ Nom-Sup 4.5 ns 4.5 ns 4.5 ns 4.5 ns
propagation delay (tpd) 4.5 ns 4.5 ns 4.5 ns 4.5 ns
Certification status Not Qualified Not Qualified Not Qualified Not Qualified
Same Edge Skew-Max（tskwd） 0.05 ns 0.05 ns 0.05 ns 0.05 ns
Maximum seat height 1.6 mm 1.6 mm 1.6 mm 1.6 mm
Maximum supply voltage (Vsup) 3.465 V 3.465 V 3.465 V 3.465 V
Minimum supply voltage (Vsup) 3.135 V 3.135 V 3.135 V 3.135 V
Nominal supply voltage (Vsup) 3.3 V 3.3 V 3.3 V 3.3 V
surface mount YES YES YES YES
Temperature level INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL
Terminal surface Matte Tin (Sn) - annealed Tin/Lead (Sn85Pb15) Matte Tin (Sn) - annealed Tin/Lead (Sn85Pb15)
Terminal form GULL WING GULL WING GULL WING GULL WING
Terminal pitch 0.8 mm 0.8 mm 0.8 mm 0.8 mm
Terminal location QUAD QUAD QUAD QUAD
Maximum time at peak reflow temperature 30 20 30 20
width 7 mm 7 mm 7 mm 7 mm
minfmax 630 MHz 630 MHz 630 MHz 630 MHz

Recommended Resources

Sound alarm circuit 03 composed of LM3909

Closed Loop Tachometer Feedback Controller

Low voltage drop, high current voltage stabilizing circuit

Lithium chloride humidity sensor bridge circuit

Emergency wiring of AC contactor lacking auxiliary contacts B

C-2D type passive lossless buffer circuit is used in DC/AC half-bridge converter circuits

Is there any kindhearted person who can help?
Dear brothers, I am a sophomore (about to be a junior) student at the University of Electronic Science and Technology of China microcontrollers thoroughly first, and then use this summer vacation to m...
zengjianda ARM Technology
Transfer a copy of the CortexM4 DSP material
is a Freescale AN, which contains DSP and MQX content. It is safe to ignore the MQX content....
freebsder MCU
When VC and EVC are transmitting video (data reception is OK), how to display the video image in EVC
When VC and EVC are transmitting video (data reception is OK), how to display the video image in EVC? Do I need to add a buffer? If so, how should I add it? I hope the experts can give me some advice!...
鹏行天下 Embedded System
I haven't been here for a while, so I have a small question. C247 error! !
#include void main() { TMOD=0x01; //TMOD=0000 0001 Timer T0 mode 1; TH0=0xfe; TL0=0xde; TR0=1; ET0=1; EA=1; while(1) {;} } void INT0() interrupt 1; { TH0=0xfe; TL0=0xdc; P1_0=~P1_0; } Why does this co...
fossilren Embedded System
Attendance machine information
Looking for information on RFID, such as attendance machine...
amy_shen RF/Wirelessly
Please help, it's urgent
Error[e16]:Segment CSTACK（size:0x64 align:0x1)is too long for segment definition, At least 0x1e more bytes needed. The problem occurred while processing the segment placement command"-Z(DATA)CSTACK+_S...
dengbo520 Microcontroller MCU
Shortcut:   E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components

  1. RC1210FR-07226KL
  2. RSMF5GT91R0
  3. 1241.2856.1.060
  4. FP20214131621AFBXW
  5. P-2208H10R5BBTP
  6. SSW20A1781DL
  7. RM422-164-811-9612
  8. SOT2300-4K99-4K99DBI
  9. 1N4448WST/R7
  10. A2005WV-14P-D750
  11. A2011HA-2x20P-YL
  12. RVT2G4R7M0812

Popular Articles

  1. Liang Weiqiang from GAC Research Institute: The core electronic architecture of smart cars is accelerating its evolution towards a centralized architecture
  2. Types and characteristics of magnetic flap level gauge flaps
  3. Lam Research Launches Syndion GP to Meet Chipmakers’ Demand for Advanced Power Devices
  4. VeriSilicon's Dai Weimin: From IP Chip to Chip Platform
  5. The company's WiFi6 R&D team is the earliest senior person engaged in RF front-end design in China.
  6. Android development process based on Xunwei 4412 development board
  7. How to use a multimeter with a graphic diagram
  8. How to use Star 03017 digital multimeter
  9. All BOE's mass production factories are rated as "green factories", drawing the most beautiful background for sustainable development of the industry

Technical ResourceMore

  1. motor control
  2. LED Introduction and Use
  3. Battery Charge Controller
  4. AG9300_TypeC to VGA data conversion IC Chinese specification
  5. Talking about colliders
  6. Development Process of Automotive Embedded Systems
  7. WTV oral arithmetic training machine voice chip schematic diagram
  8. Chip packaging comparison
  9. Protues simulation example (8051) - PCF8574 application.rar
  10. Design of high-precision digital phase measurement method based on STC89C52

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews
Index Files: 2295  374  2639  1598  1348  47  8  54  33  28 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号