SA627DK datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Other integrated circuit (IC)> Consumption circuit> SA627DK

SA627DK: DescriptionIC 1-BAND, AUDIO TUNER, PDSO20, Tuner IC; CategoryOther integrated circuit (IC) Consumption circuit; File Size353KB，10 Pages; ManufacturerNXP; Websitehttps://www.nxp.com

Download Datasheet Parametric Compare View All

SA627DK Overview

IC 1-BAND, AUDIO TUNER, PDSO20, Tuner IC

SA627DK Parametric

Parameter Name	Attribute value
Maker	NXP
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	IN-BUILT QUADRATURE DETECTOR
Built-in IF amplifier	YES
Commercial integrated circuit types	AUDIO TUNER
Maximum input frequency (RF)	1000 MHz
JESD-30 code	R-PDSO-G20
length	6.5 mm
Nominal noise index	5 dB
Number of frequency bands	1
Number of terminals	20
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	LSSOP
Encapsulate equivalent code	SSOP20,.3
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, LOW PROFILE, SHRINK PITCH
power supply	6 V
Certification status	Not Qualified
Maximum seat height	1.5 mm
Maximum slew rate	7 mA
Maximum supply voltage (Vsup)	8 V
Minimum supply voltage (Vsup)	4.5 V
surface mount	YES
technology	BIPOLAR
Temperature level	INDUSTRIAL
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
width	4.4 mm

SA627DK Preview

More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

SA627DK Related Products

	SA627DK	SA627DK-T	SA627D-T	SA627D
Description	IC 1-BAND, AUDIO TUNER, PDSO20, Tuner IC	IC 1-BAND, AUDIO TUNER, PDSO20, Tuner IC	IC 1-BAND, AUDIO TUNER, PDSO20, Tuner IC	IC 1-BAND, AUDIO TUNER, PDSO20, Tuner IC
Maker	NXP	NXP	NXP	NXP
Reach Compliance Code	compliant	unknown	unknown	compli
ECCN code	EAR99	EAR99	EAR99	EAR99
Other features	IN-BUILT QUADRATURE DETECTOR	IN-BUILT QUADRATURE DETECTOR	IN-BUILT QUADRATURE DETECTOR	IN-BUILT QUADRATURE DETECTOR
Built-in IF amplifier	YES	YES	YES	YES
Commercial integrated circuit types	AUDIO TUNER	AUDIO TUNER	AUDIO TUNER	AUDIO TUNER
Maximum input frequency (RF)	1000 MHz	1000 MHz	1000 MHz	1000 MHz
JESD-30 code	R-PDSO-G20	R-PDSO-G20	R-PDSO-G20	R-PDSO-G20
length	6.5 mm	6.5 mm	12.8 mm	12.8 mm
Nominal noise index	5 dB	5 dB	5 dB	5 dB
Number of frequency bands	1	1	1	1
Number of terminals	20	20	20	20
Maximum operating temperature	85 °C	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	LSSOP	LSSOP	SOP	SOP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, LOW PROFILE, SHRINK PITCH	SMALL OUTLINE, LOW PROFILE, SHRINK PITCH	SMALL OUTLINE	SMALL OUTLINE
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	1.5 mm	1.5 mm	2.65 mm	2.65 mm
Maximum slew rate	7 mA	7 mA	7 mA	7 mA
Maximum supply voltage (Vsup)	8 V	8 V	8 V	8 V
Minimum supply voltage (Vsup)	4.5 V	4.5 V	4.5 V	4.5 V
surface mount	YES	YES	YES	YES
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING
Terminal pitch	0.65 mm	0.65 mm	1.27 mm	1.27 mm
Terminal location	DUAL	DUAL	DUAL	DUAL
width	4.4 mm	4.4 mm	7.5 mm	7.5 mm

Recommended Resources

Pulse telephone long distance control circuit

Low cost ultra high voltage generator circuit

RC audio oscillator circuit diagram using 555

Haier HR-8805T mechanical microwave oven circuit diagram

Phase-shifted trigger pulse forming circuit

Computer motherboard circuit diagram 815 5_27

Interpretation of FFT data of IPC communication of TL5708 development board: # Interpretation of FFT data of IPC communication of TL5708 development board **Table of Contents** [TOC] ## 1. The actual set waveform parameters The signal input to the DSP core is as follows: Initi...; bqgup Creative Market

About learning arm, dsp or fpga: I am a junior now. I only know 51 and taught myself 430. I want to learn something else in my senior year. Should I learn m3, dsp or fpga? I would like to ask someone with experience to help me.Give m...; sunxg Microcontroller MCU

Conflicts between development tools: A problem that has troubled me for more than 3 months! ! Finally solved, share with you, hope you will not make such mistakes in the future~~~ 3 months ago, I installed uT-studio (eclipse-gcc) on my c...; Missque Embedded System

In DSP28335, what does QEP index event mean?: In DSP28335, what does QEP index event mean? I also want to know how the entire QEP works....; 寒风吹屁股 DSP and ARM Processors

Why can't this picture be enlarged?: ...; boofeng2002 Analog electronics

Where is the EEFPGA reset pin?: The EEFPGA board I applied for has been made, but I didn't find the reset pin after a careful inspection. I copied the first LED lighting program of EE-FPGA, but when I assigned the pins, I didn't ass...; zw357234798 FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components